hexcore-capstone 1.2.0
This diff represents the content of publicly available package versions that have been released to one of the supported registries. The information contained in this diff is provided for informational purposes only and reflects changes between package versions as they appear in their respective public registries.
- package/LICENSE +26 -0
- package/README.md +191 -0
- package/binding.gyp +168 -0
- package/deps/capstone/LEB128.h +38 -0
- package/deps/capstone/MCDisassembler.h +14 -0
- package/deps/capstone/MCFixedLenDisassembler.h +32 -0
- package/deps/capstone/MCInst.c +270 -0
- package/deps/capstone/MCInst.h +165 -0
- package/deps/capstone/MCInstrDesc.c +41 -0
- package/deps/capstone/MCInstrDesc.h +167 -0
- package/deps/capstone/MCRegisterInfo.c +151 -0
- package/deps/capstone/MCRegisterInfo.h +116 -0
- package/deps/capstone/Mapping.c +254 -0
- package/deps/capstone/Mapping.h +174 -0
- package/deps/capstone/MathExtras.h +442 -0
- package/deps/capstone/SStream.c +181 -0
- package/deps/capstone/SStream.h +40 -0
- package/deps/capstone/arch/AArch64/AArch64AddressingModes.h +945 -0
- package/deps/capstone/arch/AArch64/AArch64BaseInfo.c +77 -0
- package/deps/capstone/arch/AArch64/AArch64BaseInfo.h +585 -0
- package/deps/capstone/arch/AArch64/AArch64Disassembler.c +2280 -0
- package/deps/capstone/arch/AArch64/AArch64Disassembler.h +18 -0
- package/deps/capstone/arch/AArch64/AArch64GenAsmWriter.inc +26589 -0
- package/deps/capstone/arch/AArch64/AArch64GenDisassemblerTables.inc +27322 -0
- package/deps/capstone/arch/AArch64/AArch64GenInstrInfo.inc +13194 -0
- package/deps/capstone/arch/AArch64/AArch64GenRegisterInfo.inc +3814 -0
- package/deps/capstone/arch/AArch64/AArch64GenRegisterName.inc +714 -0
- package/deps/capstone/arch/AArch64/AArch64GenRegisterV.inc +673 -0
- package/deps/capstone/arch/AArch64/AArch64GenSubtargetInfo.inc +229 -0
- package/deps/capstone/arch/AArch64/AArch64GenSystemOperands.inc +2863 -0
- package/deps/capstone/arch/AArch64/AArch64GenSystemOperands_enum.inc +21 -0
- package/deps/capstone/arch/AArch64/AArch64InstPrinter.c +3029 -0
- package/deps/capstone/arch/AArch64/AArch64InstPrinter.h +28 -0
- package/deps/capstone/arch/AArch64/AArch64Mapping.c +883 -0
- package/deps/capstone/arch/AArch64/AArch64Mapping.h +43 -0
- package/deps/capstone/arch/AArch64/AArch64MappingInsn.inc +37790 -0
- package/deps/capstone/arch/AArch64/AArch64MappingInsnName.inc +1282 -0
- package/deps/capstone/arch/AArch64/AArch64MappingInsnOp.inc +26994 -0
- package/deps/capstone/arch/AArch64/AArch64Module.c +44 -0
- package/deps/capstone/arch/AArch64/AArch64Module.h +12 -0
- package/deps/capstone/arch/ARM/ARMAddressingModes.h +698 -0
- package/deps/capstone/arch/ARM/ARMBaseInfo.h +486 -0
- package/deps/capstone/arch/ARM/ARMDisassembler.c +5763 -0
- package/deps/capstone/arch/ARM/ARMDisassembler.h +18 -0
- package/deps/capstone/arch/ARM/ARMGenAsmWriter.inc +9545 -0
- package/deps/capstone/arch/ARM/ARMGenDisassemblerTables.inc +15185 -0
- package/deps/capstone/arch/ARM/ARMGenInstrInfo.inc +6632 -0
- package/deps/capstone/arch/ARM/ARMGenRegisterInfo.inc +2102 -0
- package/deps/capstone/arch/ARM/ARMGenRegisterName.inc +231 -0
- package/deps/capstone/arch/ARM/ARMGenRegisterName_digit.inc +231 -0
- package/deps/capstone/arch/ARM/ARMGenSubtargetInfo.inc +162 -0
- package/deps/capstone/arch/ARM/ARMGenSystemRegister.inc +270 -0
- package/deps/capstone/arch/ARM/ARMInstPrinter.c +3364 -0
- package/deps/capstone/arch/ARM/ARMInstPrinter.h +43 -0
- package/deps/capstone/arch/ARM/ARMMapping.c +551 -0
- package/deps/capstone/arch/ARM/ARMMapping.h +40 -0
- package/deps/capstone/arch/ARM/ARMMappingInsn.inc +18772 -0
- package/deps/capstone/arch/ARM/ARMMappingInsnName.inc +475 -0
- package/deps/capstone/arch/ARM/ARMMappingInsnOp.inc +10729 -0
- package/deps/capstone/arch/ARM/ARMModule.c +63 -0
- package/deps/capstone/arch/ARM/ARMModule.h +12 -0
- package/deps/capstone/arch/BPF/BPFConstants.h +88 -0
- package/deps/capstone/arch/BPF/BPFDisassembler.c +464 -0
- package/deps/capstone/arch/BPF/BPFDisassembler.h +27 -0
- package/deps/capstone/arch/BPF/BPFInstPrinter.c +285 -0
- package/deps/capstone/arch/BPF/BPFInstPrinter.h +16 -0
- package/deps/capstone/arch/BPF/BPFMapping.c +513 -0
- package/deps/capstone/arch/BPF/BPFMapping.h +21 -0
- package/deps/capstone/arch/BPF/BPFModule.c +34 -0
- package/deps/capstone/arch/BPF/BPFModule.h +12 -0
- package/deps/capstone/arch/EVM/EVMDisassembler.c +379 -0
- package/deps/capstone/arch/EVM/EVMDisassembler.h +12 -0
- package/deps/capstone/arch/EVM/EVMInstPrinter.c +20 -0
- package/deps/capstone/arch/EVM/EVMInstPrinter.h +17 -0
- package/deps/capstone/arch/EVM/EVMMapping.c +344 -0
- package/deps/capstone/arch/EVM/EVMMapping.h +8 -0
- package/deps/capstone/arch/EVM/EVMMappingInsn.inc +259 -0
- package/deps/capstone/arch/EVM/EVMModule.c +33 -0
- package/deps/capstone/arch/EVM/EVMModule.h +12 -0
- package/deps/capstone/arch/M680X/M680XDisassembler.c +2307 -0
- package/deps/capstone/arch/M680X/M680XDisassembler.h +17 -0
- package/deps/capstone/arch/M680X/M680XDisassemblerInternals.h +57 -0
- package/deps/capstone/arch/M680X/M680XInstPrinter.c +360 -0
- package/deps/capstone/arch/M680X/M680XInstPrinter.h +25 -0
- package/deps/capstone/arch/M680X/M680XModule.c +77 -0
- package/deps/capstone/arch/M680X/M680XModule.h +12 -0
- package/deps/capstone/arch/M680X/cpu12.inc +335 -0
- package/deps/capstone/arch/M680X/hcs08.inc +60 -0
- package/deps/capstone/arch/M680X/hd6301.inc +15 -0
- package/deps/capstone/arch/M680X/hd6309.inc +259 -0
- package/deps/capstone/arch/M680X/insn_props.inc +367 -0
- package/deps/capstone/arch/M680X/m6800.inc +277 -0
- package/deps/capstone/arch/M680X/m6801.inc +39 -0
- package/deps/capstone/arch/M680X/m6805.inc +277 -0
- package/deps/capstone/arch/M680X/m6808.inc +91 -0
- package/deps/capstone/arch/M680X/m6809.inc +352 -0
- package/deps/capstone/arch/M680X/m6811.inc +105 -0
- package/deps/capstone/arch/M68K/M68KDisassembler.c +3668 -0
- package/deps/capstone/arch/M68K/M68KDisassembler.h +30 -0
- package/deps/capstone/arch/M68K/M68KInstPrinter.c +387 -0
- package/deps/capstone/arch/M68K/M68KInstPrinter.h +21 -0
- package/deps/capstone/arch/M68K/M68KInstructionTable.inc +65540 -0
- package/deps/capstone/arch/M68K/M68KModule.c +42 -0
- package/deps/capstone/arch/M68K/M68KModule.h +12 -0
- package/deps/capstone/arch/MOS65XX/MOS65XXDisassembler.c +544 -0
- package/deps/capstone/arch/MOS65XX/MOS65XXDisassembler.h +22 -0
- package/deps/capstone/arch/MOS65XX/MOS65XXDisassemblerInternals.h +23 -0
- package/deps/capstone/arch/MOS65XX/MOS65XXModule.c +79 -0
- package/deps/capstone/arch/MOS65XX/MOS65XXModule.h +12 -0
- package/deps/capstone/arch/MOS65XX/instruction_info.inc +106 -0
- package/deps/capstone/arch/MOS65XX/m6502.inc +256 -0
- package/deps/capstone/arch/MOS65XX/m65816.inc +256 -0
- package/deps/capstone/arch/MOS65XX/m65c02.inc +256 -0
- package/deps/capstone/arch/MOS65XX/mw65c02.inc +256 -0
- package/deps/capstone/arch/Mips/MipsDisassembler.c +1794 -0
- package/deps/capstone/arch/Mips/MipsDisassembler.h +16 -0
- package/deps/capstone/arch/Mips/MipsGenAsmWriter.inc +5725 -0
- package/deps/capstone/arch/Mips/MipsGenDisassemblerTables.inc +6942 -0
- package/deps/capstone/arch/Mips/MipsGenInstrInfo.inc +1805 -0
- package/deps/capstone/arch/Mips/MipsGenRegisterInfo.inc +1679 -0
- package/deps/capstone/arch/Mips/MipsGenSubtargetInfo.inc +52 -0
- package/deps/capstone/arch/Mips/MipsInstPrinter.c +424 -0
- package/deps/capstone/arch/Mips/MipsInstPrinter.h +25 -0
- package/deps/capstone/arch/Mips/MipsMapping.c +1070 -0
- package/deps/capstone/arch/Mips/MipsMapping.h +25 -0
- package/deps/capstone/arch/Mips/MipsMappingInsn.inc +9315 -0
- package/deps/capstone/arch/Mips/MipsModule.c +52 -0
- package/deps/capstone/arch/Mips/MipsModule.h +12 -0
- package/deps/capstone/arch/PowerPC/PPCDisassembler.c +627 -0
- package/deps/capstone/arch/PowerPC/PPCDisassembler.h +17 -0
- package/deps/capstone/arch/PowerPC/PPCGenAsmWriter.inc +11451 -0
- package/deps/capstone/arch/PowerPC/PPCGenDisassemblerTables.inc +6886 -0
- package/deps/capstone/arch/PowerPC/PPCGenInstrInfo.inc +4772 -0
- package/deps/capstone/arch/PowerPC/PPCGenRegisterInfo.inc +1122 -0
- package/deps/capstone/arch/PowerPC/PPCGenRegisterName.inc +278 -0
- package/deps/capstone/arch/PowerPC/PPCGenSubtargetInfo.inc +90 -0
- package/deps/capstone/arch/PowerPC/PPCInstPrinter.c +1238 -0
- package/deps/capstone/arch/PowerPC/PPCInstPrinter.h +15 -0
- package/deps/capstone/arch/PowerPC/PPCMapping.c +570 -0
- package/deps/capstone/arch/PowerPC/PPCMapping.h +40 -0
- package/deps/capstone/arch/PowerPC/PPCMappingInsn.inc +13220 -0
- package/deps/capstone/arch/PowerPC/PPCMappingInsnName.inc +1731 -0
- package/deps/capstone/arch/PowerPC/PPCModule.c +45 -0
- package/deps/capstone/arch/PowerPC/PPCModule.h +12 -0
- package/deps/capstone/arch/PowerPC/PPCPredicates.h +62 -0
- package/deps/capstone/arch/RISCV/RISCVBaseInfo.h +106 -0
- package/deps/capstone/arch/RISCV/RISCVDisassembler.c +433 -0
- package/deps/capstone/arch/RISCV/RISCVDisassembler.h +18 -0
- package/deps/capstone/arch/RISCV/RISCVGenAsmWriter.inc +2651 -0
- package/deps/capstone/arch/RISCV/RISCVGenDisassemblerTables.inc +1776 -0
- package/deps/capstone/arch/RISCV/RISCVGenInsnNameMaps.inc +275 -0
- package/deps/capstone/arch/RISCV/RISCVGenInstrInfo.inc +470 -0
- package/deps/capstone/arch/RISCV/RISCVGenRegisterInfo.inc +426 -0
- package/deps/capstone/arch/RISCV/RISCVGenSubtargetInfo.inc +33 -0
- package/deps/capstone/arch/RISCV/RISCVInstPrinter.c +447 -0
- package/deps/capstone/arch/RISCV/RISCVInstPrinter.h +24 -0
- package/deps/capstone/arch/RISCV/RISCVMapping.c +366 -0
- package/deps/capstone/arch/RISCV/RISCVMapping.h +22 -0
- package/deps/capstone/arch/RISCV/RISCVMappingInsn.inc +1635 -0
- package/deps/capstone/arch/RISCV/RISCVModule.c +42 -0
- package/deps/capstone/arch/RISCV/RISCVModule.h +12 -0
- package/deps/capstone/arch/SH/SHDisassembler.c +2221 -0
- package/deps/capstone/arch/SH/SHDisassembler.h +19 -0
- package/deps/capstone/arch/SH/SHInsnTable.inc +66 -0
- package/deps/capstone/arch/SH/SHInstPrinter.c +438 -0
- package/deps/capstone/arch/SH/SHInstPrinter.h +23 -0
- package/deps/capstone/arch/SH/SHModule.c +39 -0
- package/deps/capstone/arch/SH/SHModule.h +12 -0
- package/deps/capstone/arch/SH/mktable.rb +390 -0
- package/deps/capstone/arch/Sparc/Sparc.h +63 -0
- package/deps/capstone/arch/Sparc/SparcDisassembler.c +500 -0
- package/deps/capstone/arch/Sparc/SparcDisassembler.h +17 -0
- package/deps/capstone/arch/Sparc/SparcGenAsmWriter.inc +5709 -0
- package/deps/capstone/arch/Sparc/SparcGenDisassemblerTables.inc +2028 -0
- package/deps/capstone/arch/Sparc/SparcGenInstrInfo.inc +514 -0
- package/deps/capstone/arch/Sparc/SparcGenRegisterInfo.inc +451 -0
- package/deps/capstone/arch/Sparc/SparcGenSubtargetInfo.inc +27 -0
- package/deps/capstone/arch/Sparc/SparcInstPrinter.c +446 -0
- package/deps/capstone/arch/Sparc/SparcInstPrinter.h +17 -0
- package/deps/capstone/arch/Sparc/SparcMapping.c +665 -0
- package/deps/capstone/arch/Sparc/SparcMapping.h +34 -0
- package/deps/capstone/arch/Sparc/SparcMappingInsn.inc +2643 -0
- package/deps/capstone/arch/Sparc/SparcModule.c +45 -0
- package/deps/capstone/arch/Sparc/SparcModule.h +12 -0
- package/deps/capstone/arch/SystemZ/SystemZDisassembler.c +484 -0
- package/deps/capstone/arch/SystemZ/SystemZDisassembler.h +17 -0
- package/deps/capstone/arch/SystemZ/SystemZGenAsmWriter.inc +11575 -0
- package/deps/capstone/arch/SystemZ/SystemZGenDisassemblerTables.inc +10262 -0
- package/deps/capstone/arch/SystemZ/SystemZGenInsnNameMaps.inc +2348 -0
- package/deps/capstone/arch/SystemZ/SystemZGenInstrInfo.inc +2820 -0
- package/deps/capstone/arch/SystemZ/SystemZGenRegisterInfo.inc +741 -0
- package/deps/capstone/arch/SystemZ/SystemZGenSubtargetInfo.inc +49 -0
- package/deps/capstone/arch/SystemZ/SystemZInstPrinter.c +433 -0
- package/deps/capstone/arch/SystemZ/SystemZInstPrinter.h +15 -0
- package/deps/capstone/arch/SystemZ/SystemZMCTargetDesc.c +195 -0
- package/deps/capstone/arch/SystemZ/SystemZMCTargetDesc.h +51 -0
- package/deps/capstone/arch/SystemZ/SystemZMapping.c +479 -0
- package/deps/capstone/arch/SystemZ/SystemZMapping.h +23 -0
- package/deps/capstone/arch/SystemZ/SystemZMappingInsn.inc +14175 -0
- package/deps/capstone/arch/SystemZ/SystemZModule.c +44 -0
- package/deps/capstone/arch/SystemZ/SystemZModule.h +12 -0
- package/deps/capstone/arch/TMS320C64x/TMS320C64xDisassembler.c +628 -0
- package/deps/capstone/arch/TMS320C64x/TMS320C64xDisassembler.h +19 -0
- package/deps/capstone/arch/TMS320C64x/TMS320C64xGenAsmWriter.inc +684 -0
- package/deps/capstone/arch/TMS320C64x/TMS320C64xGenDisassemblerTables.inc +1352 -0
- package/deps/capstone/arch/TMS320C64x/TMS320C64xGenInstrInfo.inc +298 -0
- package/deps/capstone/arch/TMS320C64x/TMS320C64xGenRegisterInfo.inc +277 -0
- package/deps/capstone/arch/TMS320C64x/TMS320C64xInstPrinter.c +572 -0
- package/deps/capstone/arch/TMS320C64x/TMS320C64xInstPrinter.h +15 -0
- package/deps/capstone/arch/TMS320C64x/TMS320C64xMapping.c +1926 -0
- package/deps/capstone/arch/TMS320C64x/TMS320C64xMapping.h +26 -0
- package/deps/capstone/arch/TMS320C64x/TMS320C64xModule.c +39 -0
- package/deps/capstone/arch/TMS320C64x/TMS320C64xModule.h +12 -0
- package/deps/capstone/arch/TriCore/TriCore.td +134 -0
- package/deps/capstone/arch/TriCore/TriCoreCallingConv.td +61 -0
- package/deps/capstone/arch/TriCore/TriCoreDisassembler.c +1655 -0
- package/deps/capstone/arch/TriCore/TriCoreDisassembler.h +18 -0
- package/deps/capstone/arch/TriCore/TriCoreGenAsmWriter.inc +3691 -0
- package/deps/capstone/arch/TriCore/TriCoreGenCSFeatureName.inc +22 -0
- package/deps/capstone/arch/TriCore/TriCoreGenCSMappingInsn.inc +8938 -0
- package/deps/capstone/arch/TriCore/TriCoreGenCSMappingInsnName.inc +404 -0
- package/deps/capstone/arch/TriCore/TriCoreGenCSMappingInsnOp.inc +7994 -0
- package/deps/capstone/arch/TriCore/TriCoreGenCSOpGroup.inc +32 -0
- package/deps/capstone/arch/TriCore/TriCoreGenDisassemblerTables.inc +4044 -0
- package/deps/capstone/arch/TriCore/TriCoreGenInstrInfo.inc +2693 -0
- package/deps/capstone/arch/TriCore/TriCoreGenRegisterInfo.inc +295 -0
- package/deps/capstone/arch/TriCore/TriCoreGenSubtargetInfo.inc +40 -0
- package/deps/capstone/arch/TriCore/TriCoreInstPrinter.c +488 -0
- package/deps/capstone/arch/TriCore/TriCoreInstrFormats.td +773 -0
- package/deps/capstone/arch/TriCore/TriCoreInstrInfo.td +1873 -0
- package/deps/capstone/arch/TriCore/TriCoreLinkage.h +21 -0
- package/deps/capstone/arch/TriCore/TriCoreMapping.c +241 -0
- package/deps/capstone/arch/TriCore/TriCoreMapping.h +32 -0
- package/deps/capstone/arch/TriCore/TriCoreModule.c +44 -0
- package/deps/capstone/arch/TriCore/TriCoreModule.h +11 -0
- package/deps/capstone/arch/TriCore/TriCoreRegisterInfo.td +153 -0
- package/deps/capstone/arch/WASM/WASMDisassembler.c +1009 -0
- package/deps/capstone/arch/WASM/WASMDisassembler.h +12 -0
- package/deps/capstone/arch/WASM/WASMInstPrinter.c +47 -0
- package/deps/capstone/arch/WASM/WASMInstPrinter.h +18 -0
- package/deps/capstone/arch/WASM/WASMMapping.c +333 -0
- package/deps/capstone/arch/WASM/WASMMapping.h +9 -0
- package/deps/capstone/arch/WASM/WASMModule.c +33 -0
- package/deps/capstone/arch/WASM/WASMModule.h +12 -0
- package/deps/capstone/arch/X86/X86ATTInstPrinter.c +997 -0
- package/deps/capstone/arch/X86/X86BaseInfo.h +50 -0
- package/deps/capstone/arch/X86/X86Disassembler.c +1033 -0
- package/deps/capstone/arch/X86/X86Disassembler.h +28 -0
- package/deps/capstone/arch/X86/X86DisassemblerDecoder.c +2358 -0
- package/deps/capstone/arch/X86/X86DisassemblerDecoder.h +725 -0
- package/deps/capstone/arch/X86/X86DisassemblerDecoderCommon.h +483 -0
- package/deps/capstone/arch/X86/X86GenAsmWriter.inc +49199 -0
- package/deps/capstone/arch/X86/X86GenAsmWriter1.inc +33196 -0
- package/deps/capstone/arch/X86/X86GenAsmWriter1_reduce.inc +2531 -0
- package/deps/capstone/arch/X86/X86GenAsmWriter_reduce.inc +2855 -0
- package/deps/capstone/arch/X86/X86GenDisassemblerTables.inc +112961 -0
- package/deps/capstone/arch/X86/X86GenDisassemblerTables2.inc +102151 -0
- package/deps/capstone/arch/X86/X86GenDisassemblerTables_reduce.inc +28047 -0
- package/deps/capstone/arch/X86/X86GenDisassemblerTables_reduce2.inc +18827 -0
- package/deps/capstone/arch/X86/X86GenInstrInfo.inc +15158 -0
- package/deps/capstone/arch/X86/X86GenInstrInfo_reduce.inc +1564 -0
- package/deps/capstone/arch/X86/X86GenRegisterInfo.inc +1549 -0
- package/deps/capstone/arch/X86/X86GenRegisterName.inc +292 -0
- package/deps/capstone/arch/X86/X86GenRegisterName1.inc +291 -0
- package/deps/capstone/arch/X86/X86ImmSize.inc +335 -0
- package/deps/capstone/arch/X86/X86InstPrinter.h +26 -0
- package/deps/capstone/arch/X86/X86InstPrinterCommon.c +116 -0
- package/deps/capstone/arch/X86/X86InstPrinterCommon.h +16 -0
- package/deps/capstone/arch/X86/X86IntelInstPrinter.c +1061 -0
- package/deps/capstone/arch/X86/X86Lookup16.inc +16874 -0
- package/deps/capstone/arch/X86/X86Lookup16_reduce.inc +2308 -0
- package/deps/capstone/arch/X86/X86Mapping.c +2266 -0
- package/deps/capstone/arch/X86/X86Mapping.h +96 -0
- package/deps/capstone/arch/X86/X86MappingInsn.inc +105977 -0
- package/deps/capstone/arch/X86/X86MappingInsnName.inc +1527 -0
- package/deps/capstone/arch/X86/X86MappingInsnName_reduce.inc +348 -0
- package/deps/capstone/arch/X86/X86MappingInsnOp.inc +75700 -0
- package/deps/capstone/arch/X86/X86MappingInsnOp_reduce.inc +7729 -0
- package/deps/capstone/arch/X86/X86MappingInsn_reduce.inc +10819 -0
- package/deps/capstone/arch/X86/X86MappingReg.inc +280 -0
- package/deps/capstone/arch/X86/X86Module.c +94 -0
- package/deps/capstone/arch/X86/X86Module.h +12 -0
- package/deps/capstone/arch/XCore/XCoreDisassembler.c +794 -0
- package/deps/capstone/arch/XCore/XCoreDisassembler.h +17 -0
- package/deps/capstone/arch/XCore/XCoreGenAsmWriter.inc +772 -0
- package/deps/capstone/arch/XCore/XCoreGenDisassemblerTables.inc +853 -0
- package/deps/capstone/arch/XCore/XCoreGenInstrInfo.inc +267 -0
- package/deps/capstone/arch/XCore/XCoreGenRegisterInfo.inc +110 -0
- package/deps/capstone/arch/XCore/XCoreInstPrinter.c +250 -0
- package/deps/capstone/arch/XCore/XCoreInstPrinter.h +18 -0
- package/deps/capstone/arch/XCore/XCoreMapping.c +297 -0
- package/deps/capstone/arch/XCore/XCoreMapping.h +26 -0
- package/deps/capstone/arch/XCore/XCoreMappingInsn.inc +1287 -0
- package/deps/capstone/arch/XCore/XCoreModule.c +41 -0
- package/deps/capstone/arch/XCore/XCoreModule.h +12 -0
- package/deps/capstone/cs.c +1664 -0
- package/deps/capstone/cs_priv.h +101 -0
- package/deps/capstone/cs_simple_types.h +886 -0
- package/deps/capstone/include/capstone/arm.h +991 -0
- package/deps/capstone/include/capstone/arm64.h +3159 -0
- package/deps/capstone/include/capstone/bpf.h +209 -0
- package/deps/capstone/include/capstone/capstone.h +875 -0
- package/deps/capstone/include/capstone/evm.h +188 -0
- package/deps/capstone/include/capstone/m680x.h +537 -0
- package/deps/capstone/include/capstone/m68k.h +613 -0
- package/deps/capstone/include/capstone/mips.h +956 -0
- package/deps/capstone/include/capstone/mos65xx.h +204 -0
- package/deps/capstone/include/capstone/platform.h +122 -0
- package/deps/capstone/include/capstone/ppc.h +2108 -0
- package/deps/capstone/include/capstone/riscv.h +531 -0
- package/deps/capstone/include/capstone/sh.h +465 -0
- package/deps/capstone/include/capstone/sparc.h +520 -0
- package/deps/capstone/include/capstone/systemz.h +2601 -0
- package/deps/capstone/include/capstone/tms320c64x.h +359 -0
- package/deps/capstone/include/capstone/tricore.h +567 -0
- package/deps/capstone/include/capstone/wasm.h +250 -0
- package/deps/capstone/include/capstone/x86.h +1986 -0
- package/deps/capstone/include/capstone/xcore.h +235 -0
- package/deps/capstone/include/platform.h +110 -0
- package/deps/capstone/include/windowsce/intrin.h +12 -0
- package/deps/capstone/include/windowsce/stdint.h +133 -0
- package/deps/capstone/utils.c +140 -0
- package/deps/capstone/utils.h +54 -0
- package/index.d.ts +448 -0
- package/index.js +64 -0
- package/index.mjs +25 -0
- package/package.json +82 -0
- package/prebuilds/win32-x64/hexcore-capstone.node +0 -0
- package/src/capstone_wrapper.cpp +910 -0
- package/src/capstone_wrapper.h +147 -0
- package/src/disasm_async_worker.h +215 -0
- package/src/main.cpp +145 -0
|
@@ -0,0 +1,470 @@
|
|
|
1
|
+
/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|
|
2
|
+
|* *|
|
|
3
|
+
|* Target Instruction Enum Values and Descriptors *|
|
|
4
|
+
|* *|
|
|
5
|
+
|* Automatically generated file, do not edit! *|
|
|
6
|
+
|* *|
|
|
7
|
+
\*===----------------------------------------------------------------------===*/
|
|
8
|
+
|
|
9
|
+
/* Capstone Disassembly Engine */
|
|
10
|
+
/* By Nguyen Anh Quynh <aquynh@gmail.com>, 2013-2015 */
|
|
11
|
+
|
|
12
|
+
|
|
13
|
+
#ifdef GET_INSTRINFO_ENUM
|
|
14
|
+
#undef GET_INSTRINFO_ENUM
|
|
15
|
+
|
|
16
|
+
enum {
|
|
17
|
+
RISCV_PHI = 0,
|
|
18
|
+
RISCV_INLINEASM = 1,
|
|
19
|
+
RISCV_INLINEASM_BR = 2,
|
|
20
|
+
RISCV_CFI_INSTRUCTION = 3,
|
|
21
|
+
RISCV_EH_LABEL = 4,
|
|
22
|
+
RISCV_GC_LABEL = 5,
|
|
23
|
+
RISCV_ANNOTATION_LABEL = 6,
|
|
24
|
+
RISCV_KILL = 7,
|
|
25
|
+
RISCV_EXTRACT_SUBREG = 8,
|
|
26
|
+
RISCV_INSERT_SUBREG = 9,
|
|
27
|
+
RISCV_IMPLICIT_DEF = 10,
|
|
28
|
+
RISCV_SUBREG_TO_REG = 11,
|
|
29
|
+
RISCV_COPY_TO_REGCLASS = 12,
|
|
30
|
+
RISCV_DBG_VALUE = 13,
|
|
31
|
+
RISCV_DBG_LABEL = 14,
|
|
32
|
+
RISCV_REG_SEQUENCE = 15,
|
|
33
|
+
RISCV_COPY = 16,
|
|
34
|
+
RISCV_BUNDLE = 17,
|
|
35
|
+
RISCV_LIFETIME_START = 18,
|
|
36
|
+
RISCV_LIFETIME_END = 19,
|
|
37
|
+
RISCV_STACKMAP = 20,
|
|
38
|
+
RISCV_FENTRY_CALL = 21,
|
|
39
|
+
RISCV_PATCHPOINT = 22,
|
|
40
|
+
RISCV_LOAD_STACK_GUARD = 23,
|
|
41
|
+
RISCV_STATEPOINT = 24,
|
|
42
|
+
RISCV_LOCAL_ESCAPE = 25,
|
|
43
|
+
RISCV_FAULTING_OP = 26,
|
|
44
|
+
RISCV_PATCHABLE_OP = 27,
|
|
45
|
+
RISCV_PATCHABLE_FUNCTION_ENTER = 28,
|
|
46
|
+
RISCV_PATCHABLE_RET = 29,
|
|
47
|
+
RISCV_PATCHABLE_FUNCTION_EXIT = 30,
|
|
48
|
+
RISCV_PATCHABLE_TAIL_CALL = 31,
|
|
49
|
+
RISCV_PATCHABLE_EVENT_CALL = 32,
|
|
50
|
+
RISCV_PATCHABLE_TYPED_EVENT_CALL = 33,
|
|
51
|
+
RISCV_ICALL_BRANCH_FUNNEL = 34,
|
|
52
|
+
RISCV_G_ADD = 35,
|
|
53
|
+
RISCV_G_SUB = 36,
|
|
54
|
+
RISCV_G_MUL = 37,
|
|
55
|
+
RISCV_G_SDIV = 38,
|
|
56
|
+
RISCV_G_UDIV = 39,
|
|
57
|
+
RISCV_G_SREM = 40,
|
|
58
|
+
RISCV_G_UREM = 41,
|
|
59
|
+
RISCV_G_AND = 42,
|
|
60
|
+
RISCV_G_OR = 43,
|
|
61
|
+
RISCV_G_XOR = 44,
|
|
62
|
+
RISCV_G_IMPLICIT_DEF = 45,
|
|
63
|
+
RISCV_G_PHI = 46,
|
|
64
|
+
RISCV_G_FRAME_INDEX = 47,
|
|
65
|
+
RISCV_G_GLOBAL_VALUE = 48,
|
|
66
|
+
RISCV_G_EXTRACT = 49,
|
|
67
|
+
RISCV_G_UNMERGE_VALUES = 50,
|
|
68
|
+
RISCV_G_INSERT = 51,
|
|
69
|
+
RISCV_G_MERGE_VALUES = 52,
|
|
70
|
+
RISCV_G_BUILD_VECTOR = 53,
|
|
71
|
+
RISCV_G_BUILD_VECTOR_TRUNC = 54,
|
|
72
|
+
RISCV_G_CONCAT_VECTORS = 55,
|
|
73
|
+
RISCV_G_PTRTOINT = 56,
|
|
74
|
+
RISCV_G_INTTOPTR = 57,
|
|
75
|
+
RISCV_G_BITCAST = 58,
|
|
76
|
+
RISCV_G_INTRINSIC_TRUNC = 59,
|
|
77
|
+
RISCV_G_INTRINSIC_ROUND = 60,
|
|
78
|
+
RISCV_G_LOAD = 61,
|
|
79
|
+
RISCV_G_SEXTLOAD = 62,
|
|
80
|
+
RISCV_G_ZEXTLOAD = 63,
|
|
81
|
+
RISCV_G_STORE = 64,
|
|
82
|
+
RISCV_G_ATOMIC_CMPXCHG_WITH_SUCCESS = 65,
|
|
83
|
+
RISCV_G_ATOMIC_CMPXCHG = 66,
|
|
84
|
+
RISCV_G_ATOMICRMW_XCHG = 67,
|
|
85
|
+
RISCV_G_ATOMICRMW_ADD = 68,
|
|
86
|
+
RISCV_G_ATOMICRMW_SUB = 69,
|
|
87
|
+
RISCV_G_ATOMICRMW_AND = 70,
|
|
88
|
+
RISCV_G_ATOMICRMW_NAND = 71,
|
|
89
|
+
RISCV_G_ATOMICRMW_OR = 72,
|
|
90
|
+
RISCV_G_ATOMICRMW_XOR = 73,
|
|
91
|
+
RISCV_G_ATOMICRMW_MAX = 74,
|
|
92
|
+
RISCV_G_ATOMICRMW_MIN = 75,
|
|
93
|
+
RISCV_G_ATOMICRMW_UMAX = 76,
|
|
94
|
+
RISCV_G_ATOMICRMW_UMIN = 77,
|
|
95
|
+
RISCV_G_BRCOND = 78,
|
|
96
|
+
RISCV_G_BRINDIRECT = 79,
|
|
97
|
+
RISCV_G_INTRINSIC = 80,
|
|
98
|
+
RISCV_G_INTRINSIC_W_SIDE_EFFECTS = 81,
|
|
99
|
+
RISCV_G_ANYEXT = 82,
|
|
100
|
+
RISCV_G_TRUNC = 83,
|
|
101
|
+
RISCV_G_CONSTANT = 84,
|
|
102
|
+
RISCV_G_FCONSTANT = 85,
|
|
103
|
+
RISCV_G_VASTART = 86,
|
|
104
|
+
RISCV_G_VAARG = 87,
|
|
105
|
+
RISCV_G_SEXT = 88,
|
|
106
|
+
RISCV_G_ZEXT = 89,
|
|
107
|
+
RISCV_G_SHL = 90,
|
|
108
|
+
RISCV_G_LSHR = 91,
|
|
109
|
+
RISCV_G_ASHR = 92,
|
|
110
|
+
RISCV_G_ICMP = 93,
|
|
111
|
+
RISCV_G_FCMP = 94,
|
|
112
|
+
RISCV_G_SELECT = 95,
|
|
113
|
+
RISCV_G_UADDO = 96,
|
|
114
|
+
RISCV_G_UADDE = 97,
|
|
115
|
+
RISCV_G_USUBO = 98,
|
|
116
|
+
RISCV_G_USUBE = 99,
|
|
117
|
+
RISCV_G_SADDO = 100,
|
|
118
|
+
RISCV_G_SADDE = 101,
|
|
119
|
+
RISCV_G_SSUBO = 102,
|
|
120
|
+
RISCV_G_SSUBE = 103,
|
|
121
|
+
RISCV_G_UMULO = 104,
|
|
122
|
+
RISCV_G_SMULO = 105,
|
|
123
|
+
RISCV_G_UMULH = 106,
|
|
124
|
+
RISCV_G_SMULH = 107,
|
|
125
|
+
RISCV_G_FADD = 108,
|
|
126
|
+
RISCV_G_FSUB = 109,
|
|
127
|
+
RISCV_G_FMUL = 110,
|
|
128
|
+
RISCV_G_FMA = 111,
|
|
129
|
+
RISCV_G_FDIV = 112,
|
|
130
|
+
RISCV_G_FREM = 113,
|
|
131
|
+
RISCV_G_FPOW = 114,
|
|
132
|
+
RISCV_G_FEXP = 115,
|
|
133
|
+
RISCV_G_FEXP2 = 116,
|
|
134
|
+
RISCV_G_FLOG = 117,
|
|
135
|
+
RISCV_G_FLOG2 = 118,
|
|
136
|
+
RISCV_G_FLOG10 = 119,
|
|
137
|
+
RISCV_G_FNEG = 120,
|
|
138
|
+
RISCV_G_FPEXT = 121,
|
|
139
|
+
RISCV_G_FPTRUNC = 122,
|
|
140
|
+
RISCV_G_FPTOSI = 123,
|
|
141
|
+
RISCV_G_FPTOUI = 124,
|
|
142
|
+
RISCV_G_SITOFP = 125,
|
|
143
|
+
RISCV_G_UITOFP = 126,
|
|
144
|
+
RISCV_G_FABS = 127,
|
|
145
|
+
RISCV_G_FCANONICALIZE = 128,
|
|
146
|
+
RISCV_G_GEP = 129,
|
|
147
|
+
RISCV_G_PTR_MASK = 130,
|
|
148
|
+
RISCV_G_BR = 131,
|
|
149
|
+
RISCV_G_INSERT_VECTOR_ELT = 132,
|
|
150
|
+
RISCV_G_EXTRACT_VECTOR_ELT = 133,
|
|
151
|
+
RISCV_G_SHUFFLE_VECTOR = 134,
|
|
152
|
+
RISCV_G_CTTZ = 135,
|
|
153
|
+
RISCV_G_CTTZ_ZERO_UNDEF = 136,
|
|
154
|
+
RISCV_G_CTLZ = 137,
|
|
155
|
+
RISCV_G_CTLZ_ZERO_UNDEF = 138,
|
|
156
|
+
RISCV_G_CTPOP = 139,
|
|
157
|
+
RISCV_G_BSWAP = 140,
|
|
158
|
+
RISCV_G_FCEIL = 141,
|
|
159
|
+
RISCV_G_FCOS = 142,
|
|
160
|
+
RISCV_G_FSIN = 143,
|
|
161
|
+
RISCV_G_FSQRT = 144,
|
|
162
|
+
RISCV_G_FFLOOR = 145,
|
|
163
|
+
RISCV_G_ADDRSPACE_CAST = 146,
|
|
164
|
+
RISCV_G_BLOCK_ADDR = 147,
|
|
165
|
+
RISCV_ADJCALLSTACKDOWN = 148,
|
|
166
|
+
RISCV_ADJCALLSTACKUP = 149,
|
|
167
|
+
RISCV_BuildPairF64Pseudo = 150,
|
|
168
|
+
RISCV_PseudoAtomicLoadNand32 = 151,
|
|
169
|
+
RISCV_PseudoAtomicLoadNand64 = 152,
|
|
170
|
+
RISCV_PseudoBR = 153,
|
|
171
|
+
RISCV_PseudoBRIND = 154,
|
|
172
|
+
RISCV_PseudoCALL = 155,
|
|
173
|
+
RISCV_PseudoCALLIndirect = 156,
|
|
174
|
+
RISCV_PseudoCmpXchg32 = 157,
|
|
175
|
+
RISCV_PseudoCmpXchg64 = 158,
|
|
176
|
+
RISCV_PseudoLA = 159,
|
|
177
|
+
RISCV_PseudoLI = 160,
|
|
178
|
+
RISCV_PseudoLLA = 161,
|
|
179
|
+
RISCV_PseudoMaskedAtomicLoadAdd32 = 162,
|
|
180
|
+
RISCV_PseudoMaskedAtomicLoadMax32 = 163,
|
|
181
|
+
RISCV_PseudoMaskedAtomicLoadMin32 = 164,
|
|
182
|
+
RISCV_PseudoMaskedAtomicLoadNand32 = 165,
|
|
183
|
+
RISCV_PseudoMaskedAtomicLoadSub32 = 166,
|
|
184
|
+
RISCV_PseudoMaskedAtomicLoadUMax32 = 167,
|
|
185
|
+
RISCV_PseudoMaskedAtomicLoadUMin32 = 168,
|
|
186
|
+
RISCV_PseudoMaskedAtomicSwap32 = 169,
|
|
187
|
+
RISCV_PseudoMaskedCmpXchg32 = 170,
|
|
188
|
+
RISCV_PseudoRET = 171,
|
|
189
|
+
RISCV_PseudoTAIL = 172,
|
|
190
|
+
RISCV_PseudoTAILIndirect = 173,
|
|
191
|
+
RISCV_Select_FPR32_Using_CC_GPR = 174,
|
|
192
|
+
RISCV_Select_FPR64_Using_CC_GPR = 175,
|
|
193
|
+
RISCV_Select_GPR_Using_CC_GPR = 176,
|
|
194
|
+
RISCV_SplitF64Pseudo = 177,
|
|
195
|
+
RISCV_ADD = 178,
|
|
196
|
+
RISCV_ADDI = 179,
|
|
197
|
+
RISCV_ADDIW = 180,
|
|
198
|
+
RISCV_ADDW = 181,
|
|
199
|
+
RISCV_AMOADD_D = 182,
|
|
200
|
+
RISCV_AMOADD_D_AQ = 183,
|
|
201
|
+
RISCV_AMOADD_D_AQ_RL = 184,
|
|
202
|
+
RISCV_AMOADD_D_RL = 185,
|
|
203
|
+
RISCV_AMOADD_W = 186,
|
|
204
|
+
RISCV_AMOADD_W_AQ = 187,
|
|
205
|
+
RISCV_AMOADD_W_AQ_RL = 188,
|
|
206
|
+
RISCV_AMOADD_W_RL = 189,
|
|
207
|
+
RISCV_AMOAND_D = 190,
|
|
208
|
+
RISCV_AMOAND_D_AQ = 191,
|
|
209
|
+
RISCV_AMOAND_D_AQ_RL = 192,
|
|
210
|
+
RISCV_AMOAND_D_RL = 193,
|
|
211
|
+
RISCV_AMOAND_W = 194,
|
|
212
|
+
RISCV_AMOAND_W_AQ = 195,
|
|
213
|
+
RISCV_AMOAND_W_AQ_RL = 196,
|
|
214
|
+
RISCV_AMOAND_W_RL = 197,
|
|
215
|
+
RISCV_AMOMAXU_D = 198,
|
|
216
|
+
RISCV_AMOMAXU_D_AQ = 199,
|
|
217
|
+
RISCV_AMOMAXU_D_AQ_RL = 200,
|
|
218
|
+
RISCV_AMOMAXU_D_RL = 201,
|
|
219
|
+
RISCV_AMOMAXU_W = 202,
|
|
220
|
+
RISCV_AMOMAXU_W_AQ = 203,
|
|
221
|
+
RISCV_AMOMAXU_W_AQ_RL = 204,
|
|
222
|
+
RISCV_AMOMAXU_W_RL = 205,
|
|
223
|
+
RISCV_AMOMAX_D = 206,
|
|
224
|
+
RISCV_AMOMAX_D_AQ = 207,
|
|
225
|
+
RISCV_AMOMAX_D_AQ_RL = 208,
|
|
226
|
+
RISCV_AMOMAX_D_RL = 209,
|
|
227
|
+
RISCV_AMOMAX_W = 210,
|
|
228
|
+
RISCV_AMOMAX_W_AQ = 211,
|
|
229
|
+
RISCV_AMOMAX_W_AQ_RL = 212,
|
|
230
|
+
RISCV_AMOMAX_W_RL = 213,
|
|
231
|
+
RISCV_AMOMINU_D = 214,
|
|
232
|
+
RISCV_AMOMINU_D_AQ = 215,
|
|
233
|
+
RISCV_AMOMINU_D_AQ_RL = 216,
|
|
234
|
+
RISCV_AMOMINU_D_RL = 217,
|
|
235
|
+
RISCV_AMOMINU_W = 218,
|
|
236
|
+
RISCV_AMOMINU_W_AQ = 219,
|
|
237
|
+
RISCV_AMOMINU_W_AQ_RL = 220,
|
|
238
|
+
RISCV_AMOMINU_W_RL = 221,
|
|
239
|
+
RISCV_AMOMIN_D = 222,
|
|
240
|
+
RISCV_AMOMIN_D_AQ = 223,
|
|
241
|
+
RISCV_AMOMIN_D_AQ_RL = 224,
|
|
242
|
+
RISCV_AMOMIN_D_RL = 225,
|
|
243
|
+
RISCV_AMOMIN_W = 226,
|
|
244
|
+
RISCV_AMOMIN_W_AQ = 227,
|
|
245
|
+
RISCV_AMOMIN_W_AQ_RL = 228,
|
|
246
|
+
RISCV_AMOMIN_W_RL = 229,
|
|
247
|
+
RISCV_AMOOR_D = 230,
|
|
248
|
+
RISCV_AMOOR_D_AQ = 231,
|
|
249
|
+
RISCV_AMOOR_D_AQ_RL = 232,
|
|
250
|
+
RISCV_AMOOR_D_RL = 233,
|
|
251
|
+
RISCV_AMOOR_W = 234,
|
|
252
|
+
RISCV_AMOOR_W_AQ = 235,
|
|
253
|
+
RISCV_AMOOR_W_AQ_RL = 236,
|
|
254
|
+
RISCV_AMOOR_W_RL = 237,
|
|
255
|
+
RISCV_AMOSWAP_D = 238,
|
|
256
|
+
RISCV_AMOSWAP_D_AQ = 239,
|
|
257
|
+
RISCV_AMOSWAP_D_AQ_RL = 240,
|
|
258
|
+
RISCV_AMOSWAP_D_RL = 241,
|
|
259
|
+
RISCV_AMOSWAP_W = 242,
|
|
260
|
+
RISCV_AMOSWAP_W_AQ = 243,
|
|
261
|
+
RISCV_AMOSWAP_W_AQ_RL = 244,
|
|
262
|
+
RISCV_AMOSWAP_W_RL = 245,
|
|
263
|
+
RISCV_AMOXOR_D = 246,
|
|
264
|
+
RISCV_AMOXOR_D_AQ = 247,
|
|
265
|
+
RISCV_AMOXOR_D_AQ_RL = 248,
|
|
266
|
+
RISCV_AMOXOR_D_RL = 249,
|
|
267
|
+
RISCV_AMOXOR_W = 250,
|
|
268
|
+
RISCV_AMOXOR_W_AQ = 251,
|
|
269
|
+
RISCV_AMOXOR_W_AQ_RL = 252,
|
|
270
|
+
RISCV_AMOXOR_W_RL = 253,
|
|
271
|
+
RISCV_AND = 254,
|
|
272
|
+
RISCV_ANDI = 255,
|
|
273
|
+
RISCV_AUIPC = 256,
|
|
274
|
+
RISCV_BEQ = 257,
|
|
275
|
+
RISCV_BGE = 258,
|
|
276
|
+
RISCV_BGEU = 259,
|
|
277
|
+
RISCV_BLT = 260,
|
|
278
|
+
RISCV_BLTU = 261,
|
|
279
|
+
RISCV_BNE = 262,
|
|
280
|
+
RISCV_CSRRC = 263,
|
|
281
|
+
RISCV_CSRRCI = 264,
|
|
282
|
+
RISCV_CSRRS = 265,
|
|
283
|
+
RISCV_CSRRSI = 266,
|
|
284
|
+
RISCV_CSRRW = 267,
|
|
285
|
+
RISCV_CSRRWI = 268,
|
|
286
|
+
RISCV_C_ADD = 269,
|
|
287
|
+
RISCV_C_ADDI = 270,
|
|
288
|
+
RISCV_C_ADDI16SP = 271,
|
|
289
|
+
RISCV_C_ADDI4SPN = 272,
|
|
290
|
+
RISCV_C_ADDIW = 273,
|
|
291
|
+
RISCV_C_ADDW = 274,
|
|
292
|
+
RISCV_C_AND = 275,
|
|
293
|
+
RISCV_C_ANDI = 276,
|
|
294
|
+
RISCV_C_BEQZ = 277,
|
|
295
|
+
RISCV_C_BNEZ = 278,
|
|
296
|
+
RISCV_C_EBREAK = 279,
|
|
297
|
+
RISCV_C_FLD = 280,
|
|
298
|
+
RISCV_C_FLDSP = 281,
|
|
299
|
+
RISCV_C_FLW = 282,
|
|
300
|
+
RISCV_C_FLWSP = 283,
|
|
301
|
+
RISCV_C_FSD = 284,
|
|
302
|
+
RISCV_C_FSDSP = 285,
|
|
303
|
+
RISCV_C_FSW = 286,
|
|
304
|
+
RISCV_C_FSWSP = 287,
|
|
305
|
+
RISCV_C_J = 288,
|
|
306
|
+
RISCV_C_JAL = 289,
|
|
307
|
+
RISCV_C_JALR = 290,
|
|
308
|
+
RISCV_C_JR = 291,
|
|
309
|
+
RISCV_C_LD = 292,
|
|
310
|
+
RISCV_C_LDSP = 293,
|
|
311
|
+
RISCV_C_LI = 294,
|
|
312
|
+
RISCV_C_LUI = 295,
|
|
313
|
+
RISCV_C_LW = 296,
|
|
314
|
+
RISCV_C_LWSP = 297,
|
|
315
|
+
RISCV_C_MV = 298,
|
|
316
|
+
RISCV_C_NOP = 299,
|
|
317
|
+
RISCV_C_OR = 300,
|
|
318
|
+
RISCV_C_SD = 301,
|
|
319
|
+
RISCV_C_SDSP = 302,
|
|
320
|
+
RISCV_C_SLLI = 303,
|
|
321
|
+
RISCV_C_SRAI = 304,
|
|
322
|
+
RISCV_C_SRLI = 305,
|
|
323
|
+
RISCV_C_SUB = 306,
|
|
324
|
+
RISCV_C_SUBW = 307,
|
|
325
|
+
RISCV_C_SW = 308,
|
|
326
|
+
RISCV_C_SWSP = 309,
|
|
327
|
+
RISCV_C_UNIMP = 310,
|
|
328
|
+
RISCV_C_XOR = 311,
|
|
329
|
+
RISCV_DIV = 312,
|
|
330
|
+
RISCV_DIVU = 313,
|
|
331
|
+
RISCV_DIVUW = 314,
|
|
332
|
+
RISCV_DIVW = 315,
|
|
333
|
+
RISCV_EBREAK = 316,
|
|
334
|
+
RISCV_ECALL = 317,
|
|
335
|
+
RISCV_FADD_D = 318,
|
|
336
|
+
RISCV_FADD_S = 319,
|
|
337
|
+
RISCV_FCLASS_D = 320,
|
|
338
|
+
RISCV_FCLASS_S = 321,
|
|
339
|
+
RISCV_FCVT_D_L = 322,
|
|
340
|
+
RISCV_FCVT_D_LU = 323,
|
|
341
|
+
RISCV_FCVT_D_S = 324,
|
|
342
|
+
RISCV_FCVT_D_W = 325,
|
|
343
|
+
RISCV_FCVT_D_WU = 326,
|
|
344
|
+
RISCV_FCVT_LU_D = 327,
|
|
345
|
+
RISCV_FCVT_LU_S = 328,
|
|
346
|
+
RISCV_FCVT_L_D = 329,
|
|
347
|
+
RISCV_FCVT_L_S = 330,
|
|
348
|
+
RISCV_FCVT_S_D = 331,
|
|
349
|
+
RISCV_FCVT_S_L = 332,
|
|
350
|
+
RISCV_FCVT_S_LU = 333,
|
|
351
|
+
RISCV_FCVT_S_W = 334,
|
|
352
|
+
RISCV_FCVT_S_WU = 335,
|
|
353
|
+
RISCV_FCVT_WU_D = 336,
|
|
354
|
+
RISCV_FCVT_WU_S = 337,
|
|
355
|
+
RISCV_FCVT_W_D = 338,
|
|
356
|
+
RISCV_FCVT_W_S = 339,
|
|
357
|
+
RISCV_FDIV_D = 340,
|
|
358
|
+
RISCV_FDIV_S = 341,
|
|
359
|
+
RISCV_FENCE = 342,
|
|
360
|
+
RISCV_FENCE_I = 343,
|
|
361
|
+
RISCV_FENCE_TSO = 344,
|
|
362
|
+
RISCV_FEQ_D = 345,
|
|
363
|
+
RISCV_FEQ_S = 346,
|
|
364
|
+
RISCV_FLD = 347,
|
|
365
|
+
RISCV_FLE_D = 348,
|
|
366
|
+
RISCV_FLE_S = 349,
|
|
367
|
+
RISCV_FLT_D = 350,
|
|
368
|
+
RISCV_FLT_S = 351,
|
|
369
|
+
RISCV_FLW = 352,
|
|
370
|
+
RISCV_FMADD_D = 353,
|
|
371
|
+
RISCV_FMADD_S = 354,
|
|
372
|
+
RISCV_FMAX_D = 355,
|
|
373
|
+
RISCV_FMAX_S = 356,
|
|
374
|
+
RISCV_FMIN_D = 357,
|
|
375
|
+
RISCV_FMIN_S = 358,
|
|
376
|
+
RISCV_FMSUB_D = 359,
|
|
377
|
+
RISCV_FMSUB_S = 360,
|
|
378
|
+
RISCV_FMUL_D = 361,
|
|
379
|
+
RISCV_FMUL_S = 362,
|
|
380
|
+
RISCV_FMV_D_X = 363,
|
|
381
|
+
RISCV_FMV_W_X = 364,
|
|
382
|
+
RISCV_FMV_X_D = 365,
|
|
383
|
+
RISCV_FMV_X_W = 366,
|
|
384
|
+
RISCV_FNMADD_D = 367,
|
|
385
|
+
RISCV_FNMADD_S = 368,
|
|
386
|
+
RISCV_FNMSUB_D = 369,
|
|
387
|
+
RISCV_FNMSUB_S = 370,
|
|
388
|
+
RISCV_FSD = 371,
|
|
389
|
+
RISCV_FSGNJN_D = 372,
|
|
390
|
+
RISCV_FSGNJN_S = 373,
|
|
391
|
+
RISCV_FSGNJX_D = 374,
|
|
392
|
+
RISCV_FSGNJX_S = 375,
|
|
393
|
+
RISCV_FSGNJ_D = 376,
|
|
394
|
+
RISCV_FSGNJ_S = 377,
|
|
395
|
+
RISCV_FSQRT_D = 378,
|
|
396
|
+
RISCV_FSQRT_S = 379,
|
|
397
|
+
RISCV_FSUB_D = 380,
|
|
398
|
+
RISCV_FSUB_S = 381,
|
|
399
|
+
RISCV_FSW = 382,
|
|
400
|
+
RISCV_JAL = 383,
|
|
401
|
+
RISCV_JALR = 384,
|
|
402
|
+
RISCV_LB = 385,
|
|
403
|
+
RISCV_LBU = 386,
|
|
404
|
+
RISCV_LD = 387,
|
|
405
|
+
RISCV_LH = 388,
|
|
406
|
+
RISCV_LHU = 389,
|
|
407
|
+
RISCV_LR_D = 390,
|
|
408
|
+
RISCV_LR_D_AQ = 391,
|
|
409
|
+
RISCV_LR_D_AQ_RL = 392,
|
|
410
|
+
RISCV_LR_D_RL = 393,
|
|
411
|
+
RISCV_LR_W = 394,
|
|
412
|
+
RISCV_LR_W_AQ = 395,
|
|
413
|
+
RISCV_LR_W_AQ_RL = 396,
|
|
414
|
+
RISCV_LR_W_RL = 397,
|
|
415
|
+
RISCV_LUI = 398,
|
|
416
|
+
RISCV_LW = 399,
|
|
417
|
+
RISCV_LWU = 400,
|
|
418
|
+
RISCV_MRET = 401,
|
|
419
|
+
RISCV_MUL = 402,
|
|
420
|
+
RISCV_MULH = 403,
|
|
421
|
+
RISCV_MULHSU = 404,
|
|
422
|
+
RISCV_MULHU = 405,
|
|
423
|
+
RISCV_MULW = 406,
|
|
424
|
+
RISCV_OR = 407,
|
|
425
|
+
RISCV_ORI = 408,
|
|
426
|
+
RISCV_REM = 409,
|
|
427
|
+
RISCV_REMU = 410,
|
|
428
|
+
RISCV_REMUW = 411,
|
|
429
|
+
RISCV_REMW = 412,
|
|
430
|
+
RISCV_SB = 413,
|
|
431
|
+
RISCV_SC_D = 414,
|
|
432
|
+
RISCV_SC_D_AQ = 415,
|
|
433
|
+
RISCV_SC_D_AQ_RL = 416,
|
|
434
|
+
RISCV_SC_D_RL = 417,
|
|
435
|
+
RISCV_SC_W = 418,
|
|
436
|
+
RISCV_SC_W_AQ = 419,
|
|
437
|
+
RISCV_SC_W_AQ_RL = 420,
|
|
438
|
+
RISCV_SC_W_RL = 421,
|
|
439
|
+
RISCV_SD = 422,
|
|
440
|
+
RISCV_SFENCE_VMA = 423,
|
|
441
|
+
RISCV_SH = 424,
|
|
442
|
+
RISCV_SLL = 425,
|
|
443
|
+
RISCV_SLLI = 426,
|
|
444
|
+
RISCV_SLLIW = 427,
|
|
445
|
+
RISCV_SLLW = 428,
|
|
446
|
+
RISCV_SLT = 429,
|
|
447
|
+
RISCV_SLTI = 430,
|
|
448
|
+
RISCV_SLTIU = 431,
|
|
449
|
+
RISCV_SLTU = 432,
|
|
450
|
+
RISCV_SRA = 433,
|
|
451
|
+
RISCV_SRAI = 434,
|
|
452
|
+
RISCV_SRAIW = 435,
|
|
453
|
+
RISCV_SRAW = 436,
|
|
454
|
+
RISCV_SRET = 437,
|
|
455
|
+
RISCV_SRL = 438,
|
|
456
|
+
RISCV_SRLI = 439,
|
|
457
|
+
RISCV_SRLIW = 440,
|
|
458
|
+
RISCV_SRLW = 441,
|
|
459
|
+
RISCV_SUB = 442,
|
|
460
|
+
RISCV_SUBW = 443,
|
|
461
|
+
RISCV_SW = 444,
|
|
462
|
+
RISCV_UNIMP = 445,
|
|
463
|
+
RISCV_URET = 446,
|
|
464
|
+
RISCV_WFI = 447,
|
|
465
|
+
RISCV_XOR = 448,
|
|
466
|
+
RISCV_XORI = 449,
|
|
467
|
+
RISCV_INSTRUCTION_LIST_END = 450
|
|
468
|
+
};
|
|
469
|
+
|
|
470
|
+
#endif // GET_INSTRINFO_ENUM
|