digsim-logic-simulator 0.22.0__py3-none-any.whl

This diff represents the content of publicly available package versions that have been released to one of the supported registries. The information contained in this diff is provided for informational purposes only and reflects changes between package versions as they appear in their respective public registries.
Files changed (107) hide show
  1. digsim/__init__.py +6 -0
  2. digsim/app/__main__.py +12 -0
  3. digsim/app/cli.py +68 -0
  4. digsim/app/gui/__init__.py +6 -0
  5. digsim/app/gui/_circuit_area.py +468 -0
  6. digsim/app/gui/_component_selection.py +154 -0
  7. digsim/app/gui/_main_window.py +163 -0
  8. digsim/app/gui/_top_bar.py +339 -0
  9. digsim/app/gui/_utils.py +26 -0
  10. digsim/app/gui/_warning_dialog.py +46 -0
  11. digsim/app/gui_objects/__init__.py +7 -0
  12. digsim/app/gui_objects/_bus_bit_object.py +94 -0
  13. digsim/app/gui_objects/_buzzer_object.py +97 -0
  14. digsim/app/gui_objects/_component_context_menu.py +79 -0
  15. digsim/app/gui_objects/_component_object.py +374 -0
  16. digsim/app/gui_objects/_component_port_item.py +63 -0
  17. digsim/app/gui_objects/_dip_switch_object.py +104 -0
  18. digsim/app/gui_objects/_gui_note_object.py +80 -0
  19. digsim/app/gui_objects/_gui_object_factory.py +80 -0
  20. digsim/app/gui_objects/_hexdigit_object.py +53 -0
  21. digsim/app/gui_objects/_image_objects.py +239 -0
  22. digsim/app/gui_objects/_label_object.py +97 -0
  23. digsim/app/gui_objects/_logic_analyzer_object.py +86 -0
  24. digsim/app/gui_objects/_seven_segment_object.py +131 -0
  25. digsim/app/gui_objects/_shortcut_objects.py +82 -0
  26. digsim/app/gui_objects/_yosys_object.py +32 -0
  27. digsim/app/gui_objects/images/AND.png +0 -0
  28. digsim/app/gui_objects/images/Analyzer.png +0 -0
  29. digsim/app/gui_objects/images/BUF.png +0 -0
  30. digsim/app/gui_objects/images/Buzzer.png +0 -0
  31. digsim/app/gui_objects/images/Clock.png +0 -0
  32. digsim/app/gui_objects/images/DFF.png +0 -0
  33. digsim/app/gui_objects/images/DIP_SWITCH.png +0 -0
  34. digsim/app/gui_objects/images/FlipFlop.png +0 -0
  35. digsim/app/gui_objects/images/IC.png +0 -0
  36. digsim/app/gui_objects/images/LED_OFF.png +0 -0
  37. digsim/app/gui_objects/images/LED_ON.png +0 -0
  38. digsim/app/gui_objects/images/MUX.png +0 -0
  39. digsim/app/gui_objects/images/NAND.png +0 -0
  40. digsim/app/gui_objects/images/NOR.png +0 -0
  41. digsim/app/gui_objects/images/NOT.png +0 -0
  42. digsim/app/gui_objects/images/ONE.png +0 -0
  43. digsim/app/gui_objects/images/OR.png +0 -0
  44. digsim/app/gui_objects/images/PB.png +0 -0
  45. digsim/app/gui_objects/images/Switch_OFF.png +0 -0
  46. digsim/app/gui_objects/images/Switch_ON.png +0 -0
  47. digsim/app/gui_objects/images/XNOR.png +0 -0
  48. digsim/app/gui_objects/images/XOR.png +0 -0
  49. digsim/app/gui_objects/images/YOSYS.png +0 -0
  50. digsim/app/gui_objects/images/ZERO.png +0 -0
  51. digsim/app/images/app_icon.png +0 -0
  52. digsim/app/model/__init__.py +6 -0
  53. digsim/app/model/_model.py +210 -0
  54. digsim/app/model/_model_components.py +162 -0
  55. digsim/app/model/_model_new_wire.py +57 -0
  56. digsim/app/model/_model_objects.py +155 -0
  57. digsim/app/model/_model_settings.py +35 -0
  58. digsim/app/model/_model_shortcuts.py +72 -0
  59. digsim/app/settings/__init__.py +8 -0
  60. digsim/app/settings/_component_settings.py +415 -0
  61. digsim/app/settings/_gui_settings.py +71 -0
  62. digsim/app/settings/_shortcut_dialog.py +39 -0
  63. digsim/circuit/__init__.py +7 -0
  64. digsim/circuit/_circuit.py +329 -0
  65. digsim/circuit/_waves_writer.py +61 -0
  66. digsim/circuit/components/__init__.py +26 -0
  67. digsim/circuit/components/_bus_bits.py +68 -0
  68. digsim/circuit/components/_button.py +44 -0
  69. digsim/circuit/components/_buzzer.py +45 -0
  70. digsim/circuit/components/_clock.py +54 -0
  71. digsim/circuit/components/_dip_switch.py +73 -0
  72. digsim/circuit/components/_flip_flops.py +99 -0
  73. digsim/circuit/components/_gates.py +246 -0
  74. digsim/circuit/components/_hexdigit.py +82 -0
  75. digsim/circuit/components/_ic.py +36 -0
  76. digsim/circuit/components/_label_wire.py +167 -0
  77. digsim/circuit/components/_led.py +18 -0
  78. digsim/circuit/components/_logic_analyzer.py +60 -0
  79. digsim/circuit/components/_mem64kbyte.py +42 -0
  80. digsim/circuit/components/_memstdout.py +37 -0
  81. digsim/circuit/components/_note.py +25 -0
  82. digsim/circuit/components/_on_off_switch.py +54 -0
  83. digsim/circuit/components/_seven_segment.py +28 -0
  84. digsim/circuit/components/_static_level.py +28 -0
  85. digsim/circuit/components/_static_value.py +44 -0
  86. digsim/circuit/components/_yosys_atoms.py +1353 -0
  87. digsim/circuit/components/_yosys_component.py +232 -0
  88. digsim/circuit/components/atoms/__init__.py +23 -0
  89. digsim/circuit/components/atoms/_component.py +280 -0
  90. digsim/circuit/components/atoms/_digsim_exception.py +8 -0
  91. digsim/circuit/components/atoms/_port.py +398 -0
  92. digsim/circuit/components/ic/74162.json +1331 -0
  93. digsim/circuit/components/ic/7448.json +834 -0
  94. digsim/storage_model/__init__.py +7 -0
  95. digsim/storage_model/_app.py +58 -0
  96. digsim/storage_model/_circuit.py +126 -0
  97. digsim/synth/__init__.py +6 -0
  98. digsim/synth/__main__.py +67 -0
  99. digsim/synth/_synthesis.py +156 -0
  100. digsim/utils/__init__.py +6 -0
  101. digsim/utils/_yosys_netlist.py +134 -0
  102. digsim_logic_simulator-0.22.0.dist-info/METADATA +140 -0
  103. digsim_logic_simulator-0.22.0.dist-info/RECORD +107 -0
  104. digsim_logic_simulator-0.22.0.dist-info/WHEEL +5 -0
  105. digsim_logic_simulator-0.22.0.dist-info/entry_points.txt +2 -0
  106. digsim_logic_simulator-0.22.0.dist-info/licenses/LICENSE.md +32 -0
  107. digsim_logic_simulator-0.22.0.dist-info/top_level.txt +1 -0
digsim/circuit/components/ic/7448.json ADDED
@@ -0,0 +1,834 @@
1
+
2
+ {
3
+ "creator": "Yosys 0.59+0 (git sha1 26b51148a, ccache clang++ 18.1.3 -O3 -flto -flto)",
4
+ "modules": {
5
+ "ic7448": {
6
+ "attributes": {
7
+ "hdlname": "ic7448",
8
+ "top": "00000000000000000000000000000001",
9
+ "src": "verilog/74xx/7448.v:4.1-44.10"
10
+ },
11
+ "ports": {
12
+ "bcd": {
13
+ "direction": "input",
14
+ "bits": [ 2, 3, 4, 5 ]
15
+ },
16
+ "lt": {
17
+ "direction": "input",
18
+ "bits": [ 6 ]
19
+ },
20
+ "a": {
21
+ "direction": "output",
22
+ "bits": [ 7 ]
23
+ },
24
+ "b": {
25
+ "direction": "output",
26
+ "bits": [ 8 ]
27
+ },
28
+ "c": {
29
+ "direction": "output",
30
+ "bits": [ 9 ]
31
+ },
32
+ "d": {
33
+ "direction": "output",
34
+ "bits": [ 10 ]
35
+ },
36
+ "e": {
37
+ "direction": "output",
38
+ "bits": [ 11 ]
39
+ },
40
+ "f": {
41
+ "direction": "output",
42
+ "bits": [ 12 ]
43
+ },
44
+ "g": {
45
+ "direction": "output",
46
+ "bits": [ 13 ]
47
+ }
48
+ },
49
+ "cells": {
50
+ "$auto$simplemap.cc:298:simplemap_mux$219": {
51
+ "hide_name": 1,
52
+ "type": "$_NOT_",
53
+ "parameters": {
54
+ },
55
+ "attributes": {
56
+ },
57
+ "port_directions": {
58
+ "A": "input",
59
+ "Y": "output"
60
+ },
61
+ "connections": {
62
+ "A": [ 2 ],
63
+ "Y": [ 14 ]
64
+ }
65
+ },
66
+ "$auto$simplemap.cc:298:simplemap_mux$221": {
67
+ "hide_name": 1,
68
+ "type": "$_MUX_",
69
+ "parameters": {
70
+ },
71
+ "attributes": {
72
+ },
73
+ "port_directions": {
74
+ "A": "input",
75
+ "B": "input",
76
+ "S": "input",
77
+ "Y": "output"
78
+ },
79
+ "connections": {
80
+ "A": [ 15 ],
81
+ "B": [ 16 ],
82
+ "S": [ 5 ],
83
+ "Y": [ 17 ]
84
+ }
85
+ },
86
+ "$auto$simplemap.cc:298:simplemap_mux$222": {
87
+ "hide_name": 1,
88
+ "type": "$_MUX_",
89
+ "parameters": {
90
+ },
91
+ "attributes": {
92
+ },
93
+ "port_directions": {
94
+ "A": "input",
95
+ "B": "input",
96
+ "S": "input",
97
+ "Y": "output"
98
+ },
99
+ "connections": {
100
+ "A": [ 18 ],
101
+ "B": [ 16 ],
102
+ "S": [ 5 ],
103
+ "Y": [ 19 ]
104
+ }
105
+ },
106
+ "$auto$simplemap.cc:298:simplemap_mux$223": {
107
+ "hide_name": 1,
108
+ "type": "$_MUX_",
109
+ "parameters": {
110
+ },
111
+ "attributes": {
112
+ },
113
+ "port_directions": {
114
+ "A": "input",
115
+ "B": "input",
116
+ "S": "input",
117
+ "Y": "output"
118
+ },
119
+ "connections": {
120
+ "A": [ 20 ],
121
+ "B": [ 21 ],
122
+ "S": [ 5 ],
123
+ "Y": [ 22 ]
124
+ }
125
+ },
126
+ "$auto$simplemap.cc:298:simplemap_mux$224": {
127
+ "hide_name": 1,
128
+ "type": "$_MUX_",
129
+ "parameters": {
130
+ },
131
+ "attributes": {
132
+ },
133
+ "port_directions": {
134
+ "A": "input",
135
+ "B": "input",
136
+ "S": "input",
137
+ "Y": "output"
138
+ },
139
+ "connections": {
140
+ "A": [ 23 ],
141
+ "B": [ 16 ],
142
+ "S": [ 5 ],
143
+ "Y": [ 24 ]
144
+ }
145
+ },
146
+ "$auto$simplemap.cc:298:simplemap_mux$225": {
147
+ "hide_name": 1,
148
+ "type": "$_MUX_",
149
+ "parameters": {
150
+ },
151
+ "attributes": {
152
+ },
153
+ "port_directions": {
154
+ "A": "input",
155
+ "B": "input",
156
+ "S": "input",
157
+ "Y": "output"
158
+ },
159
+ "connections": {
160
+ "A": [ 25 ],
161
+ "B": [ 16 ],
162
+ "S": [ 5 ],
163
+ "Y": [ 26 ]
164
+ }
165
+ },
166
+ "$auto$simplemap.cc:298:simplemap_mux$226": {
167
+ "hide_name": 1,
168
+ "type": "$_MUX_",
169
+ "parameters": {
170
+ },
171
+ "attributes": {
172
+ },
173
+ "port_directions": {
174
+ "A": "input",
175
+ "B": "input",
176
+ "S": "input",
177
+ "Y": "output"
178
+ },
179
+ "connections": {
180
+ "A": [ 27 ],
181
+ "B": [ 16 ],
182
+ "S": [ 5 ],
183
+ "Y": [ 28 ]
184
+ }
185
+ },
186
+ "$auto$simplemap.cc:298:simplemap_mux$227": {
187
+ "hide_name": 1,
188
+ "type": "$_MUX_",
189
+ "parameters": {
190
+ },
191
+ "attributes": {
192
+ },
193
+ "port_directions": {
194
+ "A": "input",
195
+ "B": "input",
196
+ "S": "input",
197
+ "Y": "output"
198
+ },
199
+ "connections": {
200
+ "A": [ 29 ],
201
+ "B": [ 16 ],
202
+ "S": [ 5 ],
203
+ "Y": [ 30 ]
204
+ }
205
+ },
206
+ "$auto$simplemap.cc:298:simplemap_mux$231": {
207
+ "hide_name": 1,
208
+ "type": "$_NOT_",
209
+ "parameters": {
210
+ },
211
+ "attributes": {
212
+ },
213
+ "port_directions": {
214
+ "A": "input",
215
+ "Y": "output"
216
+ },
217
+ "connections": {
218
+ "A": [ 3 ],
219
+ "Y": [ 31 ]
220
+ }
221
+ },
222
+ "$auto$simplemap.cc:298:simplemap_mux$233": {
223
+ "hide_name": 1,
224
+ "type": "$_MUX_",
225
+ "parameters": {
226
+ },
227
+ "attributes": {
228
+ },
229
+ "port_directions": {
230
+ "A": "input",
231
+ "B": "input",
232
+ "S": "input",
233
+ "Y": "output"
234
+ },
235
+ "connections": {
236
+ "A": [ "1" ],
237
+ "B": [ 14 ],
238
+ "S": [ 3 ],
239
+ "Y": [ 32 ]
240
+ }
241
+ },
242
+ "$auto$simplemap.cc:298:simplemap_mux$234": {
243
+ "hide_name": 1,
244
+ "type": "$_MUX_",
245
+ "parameters": {
246
+ },
247
+ "attributes": {
248
+ },
249
+ "port_directions": {
250
+ "A": "input",
251
+ "B": "input",
252
+ "S": "input",
253
+ "Y": "output"
254
+ },
255
+ "connections": {
256
+ "A": [ "0" ],
257
+ "B": [ 14 ],
258
+ "S": [ 3 ],
259
+ "Y": [ 33 ]
260
+ }
261
+ },
262
+ "$auto$simplemap.cc:298:simplemap_mux$235": {
263
+ "hide_name": 1,
264
+ "type": "$_MUX_",
265
+ "parameters": {
266
+ },
267
+ "attributes": {
268
+ },
269
+ "port_directions": {
270
+ "A": "input",
271
+ "B": "input",
272
+ "S": "input",
273
+ "Y": "output"
274
+ },
275
+ "connections": {
276
+ "A": [ 2 ],
277
+ "B": [ 14 ],
278
+ "S": [ 3 ],
279
+ "Y": [ 34 ]
280
+ }
281
+ },
282
+ "$auto$simplemap.cc:298:simplemap_mux$236": {
283
+ "hide_name": 1,
284
+ "type": "$_MUX_",
285
+ "parameters": {
286
+ },
287
+ "attributes": {
288
+ },
289
+ "port_directions": {
290
+ "A": "input",
291
+ "B": "input",
292
+ "S": "input",
293
+ "Y": "output"
294
+ },
295
+ "connections": {
296
+ "A": [ 14 ],
297
+ "B": [ 2 ],
298
+ "S": [ 3 ],
299
+ "Y": [ 35 ]
300
+ }
301
+ },
302
+ "$auto$simplemap.cc:298:simplemap_mux$237": {
303
+ "hide_name": 1,
304
+ "type": "$_MUX_",
305
+ "parameters": {
306
+ },
307
+ "attributes": {
308
+ },
309
+ "port_directions": {
310
+ "A": "input",
311
+ "B": "input",
312
+ "S": "input",
313
+ "Y": "output"
314
+ },
315
+ "connections": {
316
+ "A": [ 2 ],
317
+ "B": [ "1" ],
318
+ "S": [ 3 ],
319
+ "Y": [ 36 ]
320
+ }
321
+ },
322
+ "$auto$simplemap.cc:298:simplemap_mux$239": {
323
+ "hide_name": 1,
324
+ "type": "$_MUX_",
325
+ "parameters": {
326
+ },
327
+ "attributes": {
328
+ },
329
+ "port_directions": {
330
+ "A": "input",
331
+ "B": "input",
332
+ "S": "input",
333
+ "Y": "output"
334
+ },
335
+ "connections": {
336
+ "A": [ 14 ],
337
+ "B": [ "0" ],
338
+ "S": [ 3 ],
339
+ "Y": [ 37 ]
340
+ }
341
+ },
342
+ "$auto$simplemap.cc:298:simplemap_mux$240": {
343
+ "hide_name": 1,
344
+ "type": "$_MUX_",
345
+ "parameters": {
346
+ },
347
+ "attributes": {
348
+ },
349
+ "port_directions": {
350
+ "A": "input",
351
+ "B": "input",
352
+ "S": "input",
353
+ "Y": "output"
354
+ },
355
+ "connections": {
356
+ "A": [ 14 ],
357
+ "B": [ 14 ],
358
+ "S": [ 3 ],
359
+ "Y": [ 38 ]
360
+ }
361
+ },
362
+ "$auto$simplemap.cc:298:simplemap_mux$241": {
363
+ "hide_name": 1,
364
+ "type": "$_MUX_",
365
+ "parameters": {
366
+ },
367
+ "attributes": {
368
+ },
369
+ "port_directions": {
370
+ "A": "input",
371
+ "B": "input",
372
+ "S": "input",
373
+ "Y": "output"
374
+ },
375
+ "connections": {
376
+ "A": [ 14 ],
377
+ "B": [ "1" ],
378
+ "S": [ 3 ],
379
+ "Y": [ 39 ]
380
+ }
381
+ },
382
+ "$auto$simplemap.cc:298:simplemap_mux$242": {
383
+ "hide_name": 1,
384
+ "type": "$_MUX_",
385
+ "parameters": {
386
+ },
387
+ "attributes": {
388
+ },
389
+ "port_directions": {
390
+ "A": "input",
391
+ "B": "input",
392
+ "S": "input",
393
+ "Y": "output"
394
+ },
395
+ "connections": {
396
+ "A": [ "1" ],
397
+ "B": [ 2 ],
398
+ "S": [ 3 ],
399
+ "Y": [ 40 ]
400
+ }
401
+ },
402
+ "$auto$simplemap.cc:298:simplemap_mux$243": {
403
+ "hide_name": 1,
404
+ "type": "$_MUX_",
405
+ "parameters": {
406
+ },
407
+ "attributes": {
408
+ },
409
+ "port_directions": {
410
+ "A": "input",
411
+ "B": "input",
412
+ "S": "input",
413
+ "Y": "output"
414
+ },
415
+ "connections": {
416
+ "A": [ 31 ],
417
+ "B": [ "0" ],
418
+ "S": [ 4 ],
419
+ "Y": [ 16 ]
420
+ }
421
+ },
422
+ "$auto$simplemap.cc:298:simplemap_mux$244": {
423
+ "hide_name": 1,
424
+ "type": "$_MUX_",
425
+ "parameters": {
426
+ },
427
+ "attributes": {
428
+ },
429
+ "port_directions": {
430
+ "A": "input",
431
+ "B": "input",
432
+ "S": "input",
433
+ "Y": "output"
434
+ },
435
+ "connections": {
436
+ "A": [ 37 ],
437
+ "B": [ "0" ],
438
+ "S": [ 4 ],
439
+ "Y": [ 21 ]
440
+ }
441
+ },
442
+ "$auto$simplemap.cc:298:simplemap_mux$245": {
443
+ "hide_name": 1,
444
+ "type": "$_MUX_",
445
+ "parameters": {
446
+ },
447
+ "attributes": {
448
+ },
449
+ "port_directions": {
450
+ "A": "input",
451
+ "B": "input",
452
+ "S": "input",
453
+ "Y": "output"
454
+ },
455
+ "connections": {
456
+ "A": [ 3 ],
457
+ "B": [ 32 ],
458
+ "S": [ 4 ],
459
+ "Y": [ 15 ]
460
+ }
461
+ },
462
+ "$auto$simplemap.cc:298:simplemap_mux$246": {
463
+ "hide_name": 1,
464
+ "type": "$_MUX_",
465
+ "parameters": {
466
+ },
467
+ "attributes": {
468
+ },
469
+ "port_directions": {
470
+ "A": "input",
471
+ "B": "input",
472
+ "S": "input",
473
+ "Y": "output"
474
+ },
475
+ "connections": {
476
+ "A": [ 37 ],
477
+ "B": [ 32 ],
478
+ "S": [ 4 ],
479
+ "Y": [ 18 ]
480
+ }
481
+ },
482
+ "$auto$simplemap.cc:298:simplemap_mux$247": {
483
+ "hide_name": 1,
484
+ "type": "$_MUX_",
485
+ "parameters": {
486
+ },
487
+ "attributes": {
488
+ },
489
+ "port_directions": {
490
+ "A": "input",
491
+ "B": "input",
492
+ "S": "input",
493
+ "Y": "output"
494
+ },
495
+ "connections": {
496
+ "A": [ 38 ],
497
+ "B": [ 33 ],
498
+ "S": [ 4 ],
499
+ "Y": [ 20 ]
500
+ }
501
+ },
502
+ "$auto$simplemap.cc:298:simplemap_mux$248": {
503
+ "hide_name": 1,
504
+ "type": "$_MUX_",
505
+ "parameters": {
506
+ },
507
+ "attributes": {
508
+ },
509
+ "port_directions": {
510
+ "A": "input",
511
+ "B": "input",
512
+ "S": "input",
513
+ "Y": "output"
514
+ },
515
+ "connections": {
516
+ "A": [ 39 ],
517
+ "B": [ 34 ],
518
+ "S": [ 4 ],
519
+ "Y": [ 23 ]
520
+ }
521
+ },
522
+ "$auto$simplemap.cc:298:simplemap_mux$249": {
523
+ "hide_name": 1,
524
+ "type": "$_MUX_",
525
+ "parameters": {
526
+ },
527
+ "attributes": {
528
+ },
529
+ "port_directions": {
530
+ "A": "input",
531
+ "B": "input",
532
+ "S": "input",
533
+ "Y": "output"
534
+ },
535
+ "connections": {
536
+ "A": [ 40 ],
537
+ "B": [ "1" ],
538
+ "S": [ 4 ],
539
+ "Y": [ 25 ]
540
+ }
541
+ },
542
+ "$auto$simplemap.cc:298:simplemap_mux$250": {
543
+ "hide_name": 1,
544
+ "type": "$_MUX_",
545
+ "parameters": {
546
+ },
547
+ "attributes": {
548
+ },
549
+ "port_directions": {
550
+ "A": "input",
551
+ "B": "input",
552
+ "S": "input",
553
+ "Y": "output"
554
+ },
555
+ "connections": {
556
+ "A": [ "1" ],
557
+ "B": [ 35 ],
558
+ "S": [ 4 ],
559
+ "Y": [ 27 ]
560
+ }
561
+ },
562
+ "$auto$simplemap.cc:298:simplemap_mux$251": {
563
+ "hide_name": 1,
564
+ "type": "$_MUX_",
565
+ "parameters": {
566
+ },
567
+ "attributes": {
568
+ },
569
+ "port_directions": {
570
+ "A": "input",
571
+ "B": "input",
572
+ "S": "input",
573
+ "Y": "output"
574
+ },
575
+ "connections": {
576
+ "A": [ 39 ],
577
+ "B": [ 36 ],
578
+ "S": [ 4 ],
579
+ "Y": [ 29 ]
580
+ }
581
+ },
582
+ "$auto$simplemap.cc:298:simplemap_mux$90": {
583
+ "hide_name": 1,
584
+ "type": "$_OR_",
585
+ "parameters": {
586
+ },
587
+ "attributes": {
588
+ "src": "verilog/74xx/7448.v:26.13-26.15|verilog/74xx/7448.v:26.9-42.12"
589
+ },
590
+ "port_directions": {
591
+ "A": "input",
592
+ "B": "input",
593
+ "Y": "output"
594
+ },
595
+ "connections": {
596
+ "A": [ 17 ],
597
+ "B": [ 6 ],
598
+ "Y": [ 13 ]
599
+ }
600
+ },
601
+ "$auto$simplemap.cc:298:simplemap_mux$91": {
602
+ "hide_name": 1,
603
+ "type": "$_OR_",
604
+ "parameters": {
605
+ },
606
+ "attributes": {
607
+ "src": "verilog/74xx/7448.v:26.13-26.15|verilog/74xx/7448.v:26.9-42.12"
608
+ },
609
+ "port_directions": {
610
+ "A": "input",
611
+ "B": "input",
612
+ "Y": "output"
613
+ },
614
+ "connections": {
615
+ "A": [ 19 ],
616
+ "B": [ 6 ],
617
+ "Y": [ 12 ]
618
+ }
619
+ },
620
+ "$auto$simplemap.cc:298:simplemap_mux$92": {
621
+ "hide_name": 1,
622
+ "type": "$_OR_",
623
+ "parameters": {
624
+ },
625
+ "attributes": {
626
+ "src": "verilog/74xx/7448.v:26.13-26.15|verilog/74xx/7448.v:26.9-42.12"
627
+ },
628
+ "port_directions": {
629
+ "A": "input",
630
+ "B": "input",
631
+ "Y": "output"
632
+ },
633
+ "connections": {
634
+ "A": [ 22 ],
635
+ "B": [ 6 ],
636
+ "Y": [ 11 ]
637
+ }
638
+ },
639
+ "$auto$simplemap.cc:298:simplemap_mux$93": {
640
+ "hide_name": 1,
641
+ "type": "$_OR_",
642
+ "parameters": {
643
+ },
644
+ "attributes": {
645
+ "src": "verilog/74xx/7448.v:26.13-26.15|verilog/74xx/7448.v:26.9-42.12"
646
+ },
647
+ "port_directions": {
648
+ "A": "input",
649
+ "B": "input",
650
+ "Y": "output"
651
+ },
652
+ "connections": {
653
+ "A": [ 24 ],
654
+ "B": [ 6 ],
655
+ "Y": [ 10 ]
656
+ }
657
+ },
658
+ "$auto$simplemap.cc:298:simplemap_mux$94": {
659
+ "hide_name": 1,
660
+ "type": "$_OR_",
661
+ "parameters": {
662
+ },
663
+ "attributes": {
664
+ "src": "verilog/74xx/7448.v:26.13-26.15|verilog/74xx/7448.v:26.9-42.12"
665
+ },
666
+ "port_directions": {
667
+ "A": "input",
668
+ "B": "input",
669
+ "Y": "output"
670
+ },
671
+ "connections": {
672
+ "A": [ 26 ],
673
+ "B": [ 6 ],
674
+ "Y": [ 9 ]
675
+ }
676
+ },
677
+ "$auto$simplemap.cc:298:simplemap_mux$95": {
678
+ "hide_name": 1,
679
+ "type": "$_OR_",
680
+ "parameters": {
681
+ },
682
+ "attributes": {
683
+ "src": "verilog/74xx/7448.v:26.13-26.15|verilog/74xx/7448.v:26.9-42.12"
684
+ },
685
+ "port_directions": {
686
+ "A": "input",
687
+ "B": "input",
688
+ "Y": "output"
689
+ },
690
+ "connections": {
691
+ "A": [ 28 ],
692
+ "B": [ 6 ],
693
+ "Y": [ 8 ]
694
+ }
695
+ },
696
+ "$auto$simplemap.cc:298:simplemap_mux$96": {
697
+ "hide_name": 1,
698
+ "type": "$_OR_",
699
+ "parameters": {
700
+ },
701
+ "attributes": {
702
+ "src": "verilog/74xx/7448.v:26.13-26.15|verilog/74xx/7448.v:26.9-42.12"
703
+ },
704
+ "port_directions": {
705
+ "A": "input",
706
+ "B": "input",
707
+ "Y": "output"
708
+ },
709
+ "connections": {
710
+ "A": [ 30 ],
711
+ "B": [ 6 ],
712
+ "Y": [ 7 ]
713
+ }
714
+ }
715
+ },
716
+ "netnames": {
717
+ "$2\\seg[6:0]": {
718
+ "hide_name": 1,
719
+ "bits": [ 17, 19, 22, 24, 26, 28, 30 ],
720
+ "attributes": {
721
+ "src": "verilog/74xx/7448.v:24.4-43.9"
722
+ }
723
+ },
724
+ "$memory$auto$proc_rom.cc:155:do_switch$3$rdmux[0][0][0]$a$100": {
725
+ "hide_name": 1,
726
+ "bits": [ 15, 18, 20, 23, 25, 27, 29 ],
727
+ "attributes": {
728
+ }
729
+ },
730
+ "$memory$auto$proc_rom.cc:155:do_switch$3$rdmux[0][0][0]$b$101": {
731
+ "hide_name": 1,
732
+ "bits": [ 16, 16, 21, 16, 16, 16, 16 ],
733
+ "attributes": {
734
+ }
735
+ },
736
+ "$memory$auto$proc_rom.cc:155:do_switch$3$rdmux[0][1][0]$a$103": {
737
+ "hide_name": 1,
738
+ "bits": [ 3, 37, 38, 39, 40, "1", 39 ],
739
+ "attributes": {
740
+ }
741
+ },
742
+ "$memory$auto$proc_rom.cc:155:do_switch$3$rdmux[0][1][0]$b$104": {
743
+ "hide_name": 1,
744
+ "bits": [ 32, 32, 33, 34, "1", 35, 36 ],
745
+ "attributes": {
746
+ }
747
+ },
748
+ "$memory$auto$proc_rom.cc:155:do_switch$3$rdmux[0][1][1]$a$106": {
749
+ "hide_name": 1,
750
+ "bits": [ 31, 31, 37, 31, 31, 31, 31 ],
751
+ "attributes": {
752
+ }
753
+ },
754
+ "$memory$auto$proc_rom.cc:155:do_switch$3$rdmux[0][2][0]$a$109": {
755
+ "hide_name": 1,
756
+ "bits": [ "0", 14, 14, 14, "1", "1", 14 ],
757
+ "attributes": {
758
+ }
759
+ },
760
+ "a": {
761
+ "hide_name": 0,
762
+ "bits": [ 7 ],
763
+ "attributes": {
764
+ "src": "verilog/74xx/7448.v:7.16-7.17"
765
+ }
766
+ },
767
+ "b": {
768
+ "hide_name": 0,
769
+ "bits": [ 8 ],
770
+ "attributes": {
771
+ "src": "verilog/74xx/7448.v:8.16-8.17"
772
+ }
773
+ },
774
+ "bcd": {
775
+ "hide_name": 0,
776
+ "bits": [ 2, 3, 4, 5 ],
777
+ "attributes": {
778
+ "src": "verilog/74xx/7448.v:5.16-5.19"
779
+ }
780
+ },
781
+ "c": {
782
+ "hide_name": 0,
783
+ "bits": [ 9 ],
784
+ "attributes": {
785
+ "src": "verilog/74xx/7448.v:9.16-9.17"
786
+ }
787
+ },
788
+ "d": {
789
+ "hide_name": 0,
790
+ "bits": [ 10 ],
791
+ "attributes": {
792
+ "src": "verilog/74xx/7448.v:10.16-10.17"
793
+ }
794
+ },
795
+ "e": {
796
+ "hide_name": 0,
797
+ "bits": [ 11 ],
798
+ "attributes": {
799
+ "src": "verilog/74xx/7448.v:11.16-11.17"
800
+ }
801
+ },
802
+ "f": {
803
+ "hide_name": 0,
804
+ "bits": [ 12 ],
805
+ "attributes": {
806
+ "src": "verilog/74xx/7448.v:12.16-12.17"
807
+ }
808
+ },
809
+ "g": {
810
+ "hide_name": 0,
811
+ "bits": [ 13 ],
812
+ "attributes": {
813
+ "src": "verilog/74xx/7448.v:13.16-13.17"
814
+ }
815
+ },
816
+ "lt": {
817
+ "hide_name": 0,
818
+ "bits": [ 6 ],
819
+ "attributes": {
820
+ "src": "verilog/74xx/7448.v:6.16-6.18"
821
+ }
822
+ },
823
+ "seg": {
824
+ "hide_name": 0,
825
+ "bits": [ 13, 12, 11, 10, 9, 8, 7 ],
826
+ "attributes": {
827
+ "src": "verilog/74xx/7448.v:15.15-15.18"
828
+ }
829
+ }
830
+ }
831
+ }
832
+ }
833
+ }
834
+