v86 0.3.7 → 0.5.10

This diff represents the content of publicly available package versions that have been released to one of the supported registries. The information contained in this diff is provided for informational purposes only and reflects changes between package versions as they appear in their respective public registries.
Files changed (386) hide show
  1. package/Readme.md +64 -108
  2. package/build/libv86-debug.js +12677 -0
  3. package/build/libv86-debug.mjs +732 -0
  4. package/build/libv86.js +710 -0
  5. package/build/libv86.mjs +636 -0
  6. package/build/v86-debug.wasm +0 -0
  7. package/build/v86-fallback.wasm +0 -0
  8. package/build/v86.wasm +0 -0
  9. package/package.json +12 -35
  10. package/bios/.gitignore +0 -1
  11. package/bios/COPYING.LESSER +0 -165
  12. package/bios/bochs-bios.bin +0 -0
  13. package/bios/bochs-vgabios.bin +0 -0
  14. package/bios/fetch-and-build-seabios.sh +0 -13
  15. package/bios/seabios/.config +0 -113
  16. package/bios/seabios/.config.old +0 -114
  17. package/bios/seabios/.gitignore +0 -4
  18. package/bios/seabios/COPYING +0 -674
  19. package/bios/seabios/COPYING.LESSER +0 -165
  20. package/bios/seabios/Makefile +0 -286
  21. package/bios/seabios/README +0 -17
  22. package/bios/seabios/docs/Build_overview.md +0 -104
  23. package/bios/seabios/docs/Contributing.md +0 -20
  24. package/bios/seabios/docs/Debugging.md +0 -111
  25. package/bios/seabios/docs/Developer_Documentation.md +0 -25
  26. package/bios/seabios/docs/Developer_links.md +0 -86
  27. package/bios/seabios/docs/Download.md +0 -27
  28. package/bios/seabios/docs/Execution_and_code_flow.md +0 -178
  29. package/bios/seabios/docs/Linking_overview.md +0 -160
  30. package/bios/seabios/docs/Mailinglist.md +0 -8
  31. package/bios/seabios/docs/Memory_Model.md +0 -253
  32. package/bios/seabios/docs/README +0 -5
  33. package/bios/seabios/docs/Releases.md +0 -482
  34. package/bios/seabios/docs/Runtime_config.md +0 -193
  35. package/bios/seabios/docs/SeaBIOS.md +0 -17
  36. package/bios/seabios/docs/SeaVGABIOS.md +0 -39
  37. package/bios/seabios/out/autoconf.h +0 -117
  38. package/bios/seabios/out/include/config/acpi/dsdt.h +0 -0
  39. package/bios/seabios/out/include/config/acpi.h +0 -0
  40. package/bios/seabios/out/include/config/ahci.h +0 -0
  41. package/bios/seabios/out/include/config/apmbios.h +0 -0
  42. package/bios/seabios/out/include/config/ata/dma.h +0 -0
  43. package/bios/seabios/out/include/config/ata/pio32.h +0 -0
  44. package/bios/seabios/out/include/config/ata.h +0 -0
  45. package/bios/seabios/out/include/config/auto.conf +0 -69
  46. package/bios/seabios/out/include/config/auto.conf.cmd +0 -9
  47. package/bios/seabios/out/include/config/boot.h +0 -0
  48. package/bios/seabios/out/include/config/bootorder.h +0 -0
  49. package/bios/seabios/out/include/config/build/vgabios.h +0 -0
  50. package/bios/seabios/out/include/config/call32/smm.h +0 -0
  51. package/bios/seabios/out/include/config/cdrom/boot.h +0 -0
  52. package/bios/seabios/out/include/config/cdrom/emu.h +0 -0
  53. package/bios/seabios/out/include/config/debug/level.h +0 -0
  54. package/bios/seabios/out/include/config/drives.h +0 -0
  55. package/bios/seabios/out/include/config/entry/extrastack.h +0 -0
  56. package/bios/seabios/out/include/config/esp/scsi.h +0 -0
  57. package/bios/seabios/out/include/config/flash/floppy.h +0 -0
  58. package/bios/seabios/out/include/config/floppy.h +0 -0
  59. package/bios/seabios/out/include/config/fw/romfile/load.h +0 -0
  60. package/bios/seabios/out/include/config/hardware/irq.h +0 -0
  61. package/bios/seabios/out/include/config/kbd/call/int15/4f.h +0 -0
  62. package/bios/seabios/out/include/config/keyboard.h +0 -0
  63. package/bios/seabios/out/include/config/lpt.h +0 -0
  64. package/bios/seabios/out/include/config/lsi/scsi.h +0 -0
  65. package/bios/seabios/out/include/config/malloc/uppermemory.h +0 -0
  66. package/bios/seabios/out/include/config/megasas.h +0 -0
  67. package/bios/seabios/out/include/config/mouse.h +0 -0
  68. package/bios/seabios/out/include/config/mpt/scsi.h +0 -0
  69. package/bios/seabios/out/include/config/mptable.h +0 -0
  70. package/bios/seabios/out/include/config/mtrr/init.h +0 -0
  71. package/bios/seabios/out/include/config/optionroms.h +0 -0
  72. package/bios/seabios/out/include/config/override/pci/id.h +0 -0
  73. package/bios/seabios/out/include/config/pcibios.h +0 -0
  74. package/bios/seabios/out/include/config/pirtable.h +0 -0
  75. package/bios/seabios/out/include/config/pmm.h +0 -0
  76. package/bios/seabios/out/include/config/pmtimer.h +0 -0
  77. package/bios/seabios/out/include/config/pnpbios.h +0 -0
  78. package/bios/seabios/out/include/config/ps2port.h +0 -0
  79. package/bios/seabios/out/include/config/pvscsi.h +0 -0
  80. package/bios/seabios/out/include/config/qemu/hardware.h +0 -0
  81. package/bios/seabios/out/include/config/qemu.h +0 -0
  82. package/bios/seabios/out/include/config/rom/size.h +0 -0
  83. package/bios/seabios/out/include/config/rtc/timer.h +0 -0
  84. package/bios/seabios/out/include/config/s3/resume.h +0 -0
  85. package/bios/seabios/out/include/config/sdcard.h +0 -0
  86. package/bios/seabios/out/include/config/serial.h +0 -0
  87. package/bios/seabios/out/include/config/tcgbios.h +0 -0
  88. package/bios/seabios/out/include/config/threads.h +0 -0
  89. package/bios/seabios/out/include/config/tristate.conf +0 -4
  90. package/bios/seabios/out/include/config/tsc/timer.h +0 -0
  91. package/bios/seabios/out/include/config/use/smm.h +0 -0
  92. package/bios/seabios/out/include/config/vga/allocate/extra/stack.h +0 -0
  93. package/bios/seabios/out/include/config/vga/bochs/stdvga.h +0 -0
  94. package/bios/seabios/out/include/config/vga/bochs.h +0 -0
  95. package/bios/seabios/out/include/config/vga/did.h +0 -0
  96. package/bios/seabios/out/include/config/vga/extra/stack/size.h +0 -0
  97. package/bios/seabios/out/include/config/vga/fixup/asm.h +0 -0
  98. package/bios/seabios/out/include/config/vga/pci.h +0 -0
  99. package/bios/seabios/out/include/config/vga/stdvga/ports.h +0 -0
  100. package/bios/seabios/out/include/config/vga/vbe.h +0 -0
  101. package/bios/seabios/out/include/config/vga/vid.h +0 -0
  102. package/bios/seabios/out/include/config/vgahooks.h +0 -0
  103. package/bios/seabios/out/include/config/virtio/blk.h +0 -0
  104. package/bios/seabios/out/include/config/virtio/scsi.h +0 -0
  105. package/bios/seabios/out/include/config/xen.h +0 -0
  106. package/bios/seabios/out/scripts/kconfig/conf +0 -0
  107. package/bios/seabios/out/scripts/kconfig/conf.o +0 -0
  108. package/bios/seabios/out/scripts/kconfig/zconf.hash.c +0 -289
  109. package/bios/seabios/out/scripts/kconfig/zconf.lex.c +0 -2420
  110. package/bios/seabios/out/scripts/kconfig/zconf.tab.c +0 -2538
  111. package/bios/seabios/out/scripts/kconfig/zconf.tab.o +0 -0
  112. package/bios/seabios/scripts/acpi_extract.py +0 -366
  113. package/bios/seabios/scripts/acpi_extract_preprocess.py +0 -41
  114. package/bios/seabios/scripts/buildrom.py +0 -56
  115. package/bios/seabios/scripts/buildversion.py +0 -134
  116. package/bios/seabios/scripts/checkrom.py +0 -95
  117. package/bios/seabios/scripts/checkstack.py +0 -226
  118. package/bios/seabios/scripts/checksum.py +0 -16
  119. package/bios/seabios/scripts/encodeint.py +0 -21
  120. package/bios/seabios/scripts/gen-offsets.sh +0 -17
  121. package/bios/seabios/scripts/kconfig/.gitignore +0 -22
  122. package/bios/seabios/scripts/kconfig/Makefile +0 -331
  123. package/bios/seabios/scripts/kconfig/POTFILES.in +0 -12
  124. package/bios/seabios/scripts/kconfig/check.sh +0 -13
  125. package/bios/seabios/scripts/kconfig/conf.c +0 -718
  126. package/bios/seabios/scripts/kconfig/confdata.c +0 -1250
  127. package/bios/seabios/scripts/kconfig/expr.c +0 -1168
  128. package/bios/seabios/scripts/kconfig/expr.h +0 -241
  129. package/bios/seabios/scripts/kconfig/gconf.c +0 -1542
  130. package/bios/seabios/scripts/kconfig/gconf.glade +0 -661
  131. package/bios/seabios/scripts/kconfig/images.c +0 -326
  132. package/bios/seabios/scripts/kconfig/kxgettext.c +0 -235
  133. package/bios/seabios/scripts/kconfig/lex.zconf.c +0 -2430
  134. package/bios/seabios/scripts/kconfig/list.h +0 -131
  135. package/bios/seabios/scripts/kconfig/lkc.h +0 -200
  136. package/bios/seabios/scripts/kconfig/lkc_proto.h +0 -57
  137. package/bios/seabios/scripts/kconfig/lxdialog/.gitignore +0 -4
  138. package/bios/seabios/scripts/kconfig/lxdialog/BIG.FAT.WARNING +0 -4
  139. package/bios/seabios/scripts/kconfig/lxdialog/check-lxdialog.sh +0 -87
  140. package/bios/seabios/scripts/kconfig/lxdialog/checklist.c +0 -332
  141. package/bios/seabios/scripts/kconfig/lxdialog/dialog.h +0 -257
  142. package/bios/seabios/scripts/kconfig/lxdialog/inputbox.c +0 -301
  143. package/bios/seabios/scripts/kconfig/lxdialog/menubox.c +0 -437
  144. package/bios/seabios/scripts/kconfig/lxdialog/textbox.c +0 -408
  145. package/bios/seabios/scripts/kconfig/lxdialog/util.c +0 -713
  146. package/bios/seabios/scripts/kconfig/lxdialog/yesno.c +0 -114
  147. package/bios/seabios/scripts/kconfig/mconf.c +0 -1036
  148. package/bios/seabios/scripts/kconfig/menu.c +0 -697
  149. package/bios/seabios/scripts/kconfig/merge_config.sh +0 -150
  150. package/bios/seabios/scripts/kconfig/nconf.c +0 -1556
  151. package/bios/seabios/scripts/kconfig/nconf.gui.c +0 -656
  152. package/bios/seabios/scripts/kconfig/nconf.h +0 -96
  153. package/bios/seabios/scripts/kconfig/qconf.cc +0 -1795
  154. package/bios/seabios/scripts/kconfig/qconf.h +0 -338
  155. package/bios/seabios/scripts/kconfig/streamline_config.pl +0 -647
  156. package/bios/seabios/scripts/kconfig/symbol.c +0 -1373
  157. package/bios/seabios/scripts/kconfig/util.c +0 -157
  158. package/bios/seabios/scripts/kconfig/zconf.gperf +0 -48
  159. package/bios/seabios/scripts/kconfig/zconf.hash.c_shipped +0 -289
  160. package/bios/seabios/scripts/kconfig/zconf.l +0 -363
  161. package/bios/seabios/scripts/kconfig/zconf.lex.c_shipped +0 -2420
  162. package/bios/seabios/scripts/kconfig/zconf.tab.c_shipped +0 -2538
  163. package/bios/seabios/scripts/kconfig/zconf.y +0 -733
  164. package/bios/seabios/scripts/layoutrom.py +0 -705
  165. package/bios/seabios/scripts/python23compat.py +0 -14
  166. package/bios/seabios/scripts/readserial.py +0 -190
  167. package/bios/seabios/scripts/tarball.sh +0 -36
  168. package/bios/seabios/scripts/test-build.sh +0 -90
  169. package/bios/seabios/scripts/transdump.py +0 -53
  170. package/bios/seabios/scripts/vgafixup.py +0 -96
  171. package/bios/seabios/src/Kconfig +0 -579
  172. package/bios/seabios/src/apm.c +0 -215
  173. package/bios/seabios/src/asm-offsets.c +0 -23
  174. package/bios/seabios/src/biosvar.h +0 -130
  175. package/bios/seabios/src/block.c +0 -623
  176. package/bios/seabios/src/block.h +0 -121
  177. package/bios/seabios/src/bmp.c +0 -117
  178. package/bios/seabios/src/boot.c +0 -793
  179. package/bios/seabios/src/bootsplash.c +0 -255
  180. package/bios/seabios/src/bregs.h +0 -80
  181. package/bios/seabios/src/byteorder.h +0 -71
  182. package/bios/seabios/src/cdrom.c +0 -322
  183. package/bios/seabios/src/clock.c +0 -506
  184. package/bios/seabios/src/code16gcc.s +0 -1
  185. package/bios/seabios/src/config.h +0 -108
  186. package/bios/seabios/src/cp437.c +0 -275
  187. package/bios/seabios/src/cp437.h +0 -1
  188. package/bios/seabios/src/disk.c +0 -779
  189. package/bios/seabios/src/e820map.c +0 -152
  190. package/bios/seabios/src/e820map.h +0 -26
  191. package/bios/seabios/src/entryfuncs.S +0 -165
  192. package/bios/seabios/src/farptr.h +0 -208
  193. package/bios/seabios/src/font.c +0 -139
  194. package/bios/seabios/src/fw/acpi-dsdt-cpu-hotplug.dsl +0 -78
  195. package/bios/seabios/src/fw/acpi-dsdt-dbug.dsl +0 -26
  196. package/bios/seabios/src/fw/acpi-dsdt-hpet.dsl +0 -36
  197. package/bios/seabios/src/fw/acpi-dsdt-isa.dsl +0 -102
  198. package/bios/seabios/src/fw/acpi-dsdt-pci-crs.dsl +0 -90
  199. package/bios/seabios/src/fw/acpi-dsdt.dsl +0 -342
  200. package/bios/seabios/src/fw/acpi-dsdt.hex +0 -554
  201. package/bios/seabios/src/fw/acpi.c +0 -685
  202. package/bios/seabios/src/fw/biostables.c +0 -491
  203. package/bios/seabios/src/fw/coreboot.c +0 -569
  204. package/bios/seabios/src/fw/csm.c +0 -347
  205. package/bios/seabios/src/fw/dev-pci.h +0 -52
  206. package/bios/seabios/src/fw/dev-piix.h +0 -29
  207. package/bios/seabios/src/fw/dev-q35.h +0 -52
  208. package/bios/seabios/src/fw/lzmadecode.c +0 -398
  209. package/bios/seabios/src/fw/lzmadecode.h +0 -67
  210. package/bios/seabios/src/fw/mptable.c +0 -197
  211. package/bios/seabios/src/fw/mtrr.c +0 -105
  212. package/bios/seabios/src/fw/multiboot.c +0 -111
  213. package/bios/seabios/src/fw/paravirt.c +0 -624
  214. package/bios/seabios/src/fw/paravirt.h +0 -63
  215. package/bios/seabios/src/fw/pciinit.c +0 -1187
  216. package/bios/seabios/src/fw/pirtable.c +0 -103
  217. package/bios/seabios/src/fw/q35-acpi-dsdt.dsl +0 -450
  218. package/bios/seabios/src/fw/romfile_loader.c +0 -259
  219. package/bios/seabios/src/fw/romfile_loader.h +0 -91
  220. package/bios/seabios/src/fw/shadow.c +0 -208
  221. package/bios/seabios/src/fw/smbios.c +0 -585
  222. package/bios/seabios/src/fw/smm.c +0 -269
  223. package/bios/seabios/src/fw/smp.c +0 -194
  224. package/bios/seabios/src/fw/ssdt-misc.dsl +0 -104
  225. package/bios/seabios/src/fw/ssdt-misc.hex +0 -88
  226. package/bios/seabios/src/fw/ssdt-pcihp.dsl +0 -36
  227. package/bios/seabios/src/fw/ssdt-pcihp.hex +0 -38
  228. package/bios/seabios/src/fw/ssdt-proc.dsl +0 -48
  229. package/bios/seabios/src/fw/ssdt-proc.hex +0 -35
  230. package/bios/seabios/src/fw/xen.c +0 -149
  231. package/bios/seabios/src/fw/xen.h +0 -125
  232. package/bios/seabios/src/gen-defs.h +0 -19
  233. package/bios/seabios/src/hw/ahci.c +0 -697
  234. package/bios/seabios/src/hw/ahci.h +0 -201
  235. package/bios/seabios/src/hw/ata.c +0 -1046
  236. package/bios/seabios/src/hw/ata.h +0 -163
  237. package/bios/seabios/src/hw/blockcmd.c +0 -372
  238. package/bios/seabios/src/hw/blockcmd.h +0 -114
  239. package/bios/seabios/src/hw/dma.c +0 -67
  240. package/bios/seabios/src/hw/esp-scsi.c +0 -241
  241. package/bios/seabios/src/hw/esp-scsi.h +0 -8
  242. package/bios/seabios/src/hw/floppy.c +0 -741
  243. package/bios/seabios/src/hw/lsi-scsi.c +0 -221
  244. package/bios/seabios/src/hw/lsi-scsi.h +0 -8
  245. package/bios/seabios/src/hw/megasas.c +0 -405
  246. package/bios/seabios/src/hw/megasas.h +0 -8
  247. package/bios/seabios/src/hw/mpt-scsi.c +0 -319
  248. package/bios/seabios/src/hw/mpt-scsi.h +0 -8
  249. package/bios/seabios/src/hw/nvme-int.h +0 -199
  250. package/bios/seabios/src/hw/nvme.c +0 -708
  251. package/bios/seabios/src/hw/nvme.h +0 -17
  252. package/bios/seabios/src/hw/pci.c +0 -133
  253. package/bios/seabios/src/hw/pci.h +0 -47
  254. package/bios/seabios/src/hw/pci_ids.h +0 -2632
  255. package/bios/seabios/src/hw/pci_regs.h +0 -556
  256. package/bios/seabios/src/hw/pcidevice.c +0 -192
  257. package/bios/seabios/src/hw/pcidevice.h +0 -76
  258. package/bios/seabios/src/hw/pic.c +0 -115
  259. package/bios/seabios/src/hw/pic.h +0 -60
  260. package/bios/seabios/src/hw/ps2port.c +0 -543
  261. package/bios/seabios/src/hw/ps2port.h +0 -67
  262. package/bios/seabios/src/hw/pvscsi.c +0 -333
  263. package/bios/seabios/src/hw/pvscsi.h +0 -8
  264. package/bios/seabios/src/hw/ramdisk.c +0 -108
  265. package/bios/seabios/src/hw/rtc.c +0 -100
  266. package/bios/seabios/src/hw/rtc.h +0 -75
  267. package/bios/seabios/src/hw/sdcard.c +0 -572
  268. package/bios/seabios/src/hw/serialio.c +0 -113
  269. package/bios/seabios/src/hw/serialio.h +0 -29
  270. package/bios/seabios/src/hw/timer.c +0 -259
  271. package/bios/seabios/src/hw/tpm_drivers.c +0 -636
  272. package/bios/seabios/src/hw/tpm_drivers.h +0 -127
  273. package/bios/seabios/src/hw/usb-ehci.c +0 -650
  274. package/bios/seabios/src/hw/usb-ehci.h +0 -177
  275. package/bios/seabios/src/hw/usb-hid.c +0 -442
  276. package/bios/seabios/src/hw/usb-hid.h +0 -29
  277. package/bios/seabios/src/hw/usb-hub.c +0 -205
  278. package/bios/seabios/src/hw/usb-hub.h +0 -64
  279. package/bios/seabios/src/hw/usb-msc.c +0 -222
  280. package/bios/seabios/src/hw/usb-msc.h +0 -10
  281. package/bios/seabios/src/hw/usb-ohci.c +0 -568
  282. package/bios/seabios/src/hw/usb-ohci.h +0 -144
  283. package/bios/seabios/src/hw/usb-uas.c +0 -289
  284. package/bios/seabios/src/hw/usb-uas.h +0 -9
  285. package/bios/seabios/src/hw/usb-uhci.c +0 -571
  286. package/bios/seabios/src/hw/usb-uhci.h +0 -128
  287. package/bios/seabios/src/hw/usb-xhci.c +0 -1161
  288. package/bios/seabios/src/hw/usb-xhci.h +0 -133
  289. package/bios/seabios/src/hw/usb.c +0 -499
  290. package/bios/seabios/src/hw/usb.h +0 -254
  291. package/bios/seabios/src/hw/virtio-blk.c +0 -211
  292. package/bios/seabios/src/hw/virtio-blk.h +0 -43
  293. package/bios/seabios/src/hw/virtio-pci.c +0 -501
  294. package/bios/seabios/src/hw/virtio-pci.h +0 -151
  295. package/bios/seabios/src/hw/virtio-ring.c +0 -147
  296. package/bios/seabios/src/hw/virtio-ring.h +0 -121
  297. package/bios/seabios/src/hw/virtio-scsi.c +0 -220
  298. package/bios/seabios/src/hw/virtio-scsi.h +0 -47
  299. package/bios/seabios/src/jpeg.c +0 -1055
  300. package/bios/seabios/src/kbd.c +0 -599
  301. package/bios/seabios/src/list.h +0 -91
  302. package/bios/seabios/src/malloc.c +0 -561
  303. package/bios/seabios/src/malloc.h +0 -70
  304. package/bios/seabios/src/memmap.h +0 -21
  305. package/bios/seabios/src/misc.c +0 -195
  306. package/bios/seabios/src/mouse.c +0 -342
  307. package/bios/seabios/src/optionroms.c +0 -475
  308. package/bios/seabios/src/output.c +0 -584
  309. package/bios/seabios/src/output.h +0 -68
  310. package/bios/seabios/src/pcibios.c +0 -241
  311. package/bios/seabios/src/pmm.c +0 -176
  312. package/bios/seabios/src/pnpbios.c +0 -88
  313. package/bios/seabios/src/post.c +0 -337
  314. package/bios/seabios/src/resume.c +0 -157
  315. package/bios/seabios/src/romfile.c +0 -146
  316. package/bios/seabios/src/romfile.h +0 -21
  317. package/bios/seabios/src/romlayout.S +0 -698
  318. package/bios/seabios/src/sercon.c +0 -677
  319. package/bios/seabios/src/serial.c +0 -317
  320. package/bios/seabios/src/sha1.c +0 -147
  321. package/bios/seabios/src/sha1.h +0 -8
  322. package/bios/seabios/src/stacks.c +0 -771
  323. package/bios/seabios/src/stacks.h +0 -68
  324. package/bios/seabios/src/std/LegacyBios.h +0 -985
  325. package/bios/seabios/src/std/acpi.h +0 -323
  326. package/bios/seabios/src/std/bda.h +0 -174
  327. package/bios/seabios/src/std/disk.h +0 -175
  328. package/bios/seabios/src/std/mptable.h +0 -77
  329. package/bios/seabios/src/std/multiboot.h +0 -260
  330. package/bios/seabios/src/std/optionrom.h +0 -59
  331. package/bios/seabios/src/std/pirtable.h +0 -35
  332. package/bios/seabios/src/std/pmm.h +0 -19
  333. package/bios/seabios/src/std/pnpbios.h +0 -24
  334. package/bios/seabios/src/std/smbios.h +0 -167
  335. package/bios/seabios/src/std/tcg.h +0 -554
  336. package/bios/seabios/src/std/vbe.h +0 -156
  337. package/bios/seabios/src/std/vga.h +0 -63
  338. package/bios/seabios/src/string.c +0 -251
  339. package/bios/seabios/src/string.h +0 -31
  340. package/bios/seabios/src/system.c +0 -357
  341. package/bios/seabios/src/tcgbios.c +0 -2014
  342. package/bios/seabios/src/tcgbios.h +0 -19
  343. package/bios/seabios/src/types.h +0 -156
  344. package/bios/seabios/src/util.h +0 -251
  345. package/bios/seabios/src/version.c +0 -5
  346. package/bios/seabios/src/vgahooks.c +0 -355
  347. package/bios/seabios/src/x86.c +0 -23
  348. package/bios/seabios/src/x86.h +0 -277
  349. package/bios/seabios/vgasrc/Kconfig +0 -211
  350. package/bios/seabios/vgasrc/bochsdisplay.c +0 -59
  351. package/bios/seabios/vgasrc/bochsvga.c +0 -447
  352. package/bios/seabios/vgasrc/bochsvga.h +0 -57
  353. package/bios/seabios/vgasrc/cbvga.c +0 -337
  354. package/bios/seabios/vgasrc/clext.c +0 -627
  355. package/bios/seabios/vgasrc/geodevga.c +0 -434
  356. package/bios/seabios/vgasrc/geodevga.h +0 -89
  357. package/bios/seabios/vgasrc/ramfb.c +0 -163
  358. package/bios/seabios/vgasrc/stdvga.c +0 -485
  359. package/bios/seabios/vgasrc/stdvga.h +0 -81
  360. package/bios/seabios/vgasrc/stdvgaio.c +0 -186
  361. package/bios/seabios/vgasrc/stdvgamodes.c +0 -534
  362. package/bios/seabios/vgasrc/swcursor.c +0 -96
  363. package/bios/seabios/vgasrc/vbe.c +0 -432
  364. package/bios/seabios/vgasrc/vgabios.c +0 -1131
  365. package/bios/seabios/vgasrc/vgabios.h +0 -88
  366. package/bios/seabios/vgasrc/vgaentry.S +0 -161
  367. package/bios/seabios/vgasrc/vgafb.c +0 -661
  368. package/bios/seabios/vgasrc/vgafb.h +0 -42
  369. package/bios/seabios/vgasrc/vgafonts.c +0 -785
  370. package/bios/seabios/vgasrc/vgahw.h +0 -152
  371. package/bios/seabios/vgasrc/vgainit.c +0 -202
  372. package/bios/seabios/vgasrc/vgalayout.lds.S +0 -23
  373. package/bios/seabios/vgasrc/vgautil.h +0 -103
  374. package/bios/seabios/vgasrc/vgaversion.c +0 -6
  375. package/bios/seabios-debug.bin +0 -0
  376. package/bios/seabios-debug.config +0 -117
  377. package/bios/seabios.bin +0 -0
  378. package/bios/seabios.config +0 -114
  379. package/bios/vgabios-debug.bin +0 -0
  380. package/bios/vgabios.bin +0 -0
  381. package/build/binaries.js +0 -1
  382. package/build/index-debug.cjs +0 -1
  383. package/build/index-debug.js +0 -1
  384. package/build/index.cjs +0 -1
  385. package/build/index.js +0 -1
  386. package/v86.css +0 -259
@@ -1,241 +0,0 @@
1
- // PCI BIOS (int 1a/b1) calls
2
- //
3
- // Copyright (C) 2008 Kevin O'Connor <kevin@koconnor.net>
4
- // Copyright (C) 2002 MandrakeSoft S.A.
5
- //
6
- // This file may be distributed under the terms of the GNU LGPLv3 license.
7
-
8
- #include "biosvar.h" // GET_GLOBAL
9
- #include "bregs.h" // struct bregs
10
- #include "hw/pci.h" // pci_config_readl
11
- #include "hw/pcidevice.h" // MaxPCIBus
12
- #include "hw/pci_regs.h" // PCI_VENDOR_ID
13
- #include "output.h" // dprintf
14
- #include "std/pirtable.h" // struct pir_header
15
- #include "string.h" // checksum
16
- #include "util.h" // handle_1ab1
17
-
18
- // romlayout.S
19
- extern void entry_bios32(void);
20
- extern void entry_pcibios32(void);
21
-
22
- #define RET_FUNC_NOT_SUPPORTED 0x81
23
- #define RET_BAD_VENDOR_ID 0x83
24
- #define RET_DEVICE_NOT_FOUND 0x86
25
- #define RET_BUFFER_TOO_SMALL 0x89
26
-
27
- // installation check
28
- static void
29
- handle_1ab101(struct bregs *regs)
30
- {
31
- regs->al = 0x01; // Flags - "Config Mechanism #1" supported.
32
- regs->bx = 0x0210; // PCI version 2.10
33
- regs->cl = GET_GLOBAL(MaxPCIBus);
34
- regs->edx = 0x20494350; // "PCI "
35
- regs->edi = (u32)entry_pcibios32 + BUILD_BIOS_ADDR;
36
- set_code_success(regs);
37
- }
38
-
39
- // find pci device
40
- static void
41
- handle_1ab102(struct bregs *regs)
42
- {
43
- u32 id = (regs->cx << 16) | regs->dx;
44
- int count = regs->si;
45
- int bus = -1;
46
- while (bus < GET_GLOBAL(MaxPCIBus)) {
47
- bus++;
48
- int bdf;
49
- foreachbdf(bdf, bus) {
50
- u32 v = pci_config_readl(bdf, PCI_VENDOR_ID);
51
- if (v != id)
52
- continue;
53
- if (count--)
54
- continue;
55
- regs->bx = bdf;
56
- set_code_success(regs);
57
- return;
58
- }
59
- }
60
- set_code_invalid(regs, RET_DEVICE_NOT_FOUND);
61
- }
62
-
63
- // find class code
64
- static void
65
- handle_1ab103(struct bregs *regs)
66
- {
67
- int count = regs->si;
68
- u32 classprog = regs->ecx;
69
- int bus = -1;
70
- while (bus < GET_GLOBAL(MaxPCIBus)) {
71
- bus++;
72
- int bdf;
73
- foreachbdf(bdf, bus) {
74
- u32 v = pci_config_readl(bdf, PCI_CLASS_REVISION);
75
- if ((v>>8) != classprog)
76
- continue;
77
- if (count--)
78
- continue;
79
- regs->bx = bdf;
80
- set_code_success(regs);
81
- return;
82
- }
83
- }
84
- set_code_invalid(regs, RET_DEVICE_NOT_FOUND);
85
- }
86
-
87
- // read configuration byte
88
- static void
89
- handle_1ab108(struct bregs *regs)
90
- {
91
- regs->cl = pci_config_readb(regs->bx, regs->di);
92
- set_code_success(regs);
93
- }
94
-
95
- // read configuration word
96
- static void
97
- handle_1ab109(struct bregs *regs)
98
- {
99
- regs->cx = pci_config_readw(regs->bx, regs->di);
100
- set_code_success(regs);
101
- }
102
-
103
- // read configuration dword
104
- static void
105
- handle_1ab10a(struct bregs *regs)
106
- {
107
- regs->ecx = pci_config_readl(regs->bx, regs->di);
108
- set_code_success(regs);
109
- }
110
-
111
- // write configuration byte
112
- static void
113
- handle_1ab10b(struct bregs *regs)
114
- {
115
- pci_config_writeb(regs->bx, regs->di, regs->cl);
116
- set_code_success(regs);
117
- }
118
-
119
- // write configuration word
120
- static void
121
- handle_1ab10c(struct bregs *regs)
122
- {
123
- pci_config_writew(regs->bx, regs->di, regs->cx);
124
- set_code_success(regs);
125
- }
126
-
127
- // write configuration dword
128
- static void
129
- handle_1ab10d(struct bregs *regs)
130
- {
131
- pci_config_writel(regs->bx, regs->di, regs->ecx);
132
- set_code_success(regs);
133
- }
134
-
135
- // get irq routing options
136
- static void
137
- handle_1ab10e(struct bregs *regs)
138
- {
139
- struct pir_header *pirtable_gf = GET_GLOBAL(PirAddr);
140
- if (! pirtable_gf) {
141
- set_code_invalid(regs, RET_FUNC_NOT_SUPPORTED);
142
- return;
143
- }
144
- struct pir_header *pirtable_g = GLOBALFLAT2GLOBAL(pirtable_gf);
145
-
146
- struct param_s {
147
- u16 size;
148
- u16 buf_off;
149
- u16 buf_seg;
150
- } *param_far = (void*)(regs->di+0);
151
-
152
- // Validate and update size.
153
- u16 bufsize = GET_FARVAR(regs->es, param_far->size);
154
- u16 pirsize = GET_GLOBAL(pirtable_g->size) - sizeof(struct pir_header);
155
- SET_FARVAR(regs->es, param_far->size, pirsize);
156
- if (bufsize < pirsize) {
157
- set_code_invalid(regs, RET_BUFFER_TOO_SMALL);
158
- return;
159
- }
160
-
161
- // Get dest buffer.
162
- void *buf_far = (void*)(GET_FARVAR(regs->es, param_far->buf_off)+0);
163
- u16 buf_seg = GET_FARVAR(regs->es, param_far->buf_seg);
164
-
165
- // Memcpy pir table slots to dest buffer.
166
- memcpy_far(buf_seg, buf_far
167
- , get_global_seg()
168
- , (void*)(pirtable_g->slots) + get_global_offset()
169
- , pirsize);
170
-
171
- // XXX - bochs bios sets bx to (1 << 9) | (1 << 11)
172
- regs->bx = GET_GLOBAL(pirtable_g->exclusive_irqs);
173
- set_code_success(regs);
174
- }
175
-
176
- static void
177
- handle_1ab1XX(struct bregs *regs)
178
- {
179
- set_code_unimplemented(regs, RET_FUNC_NOT_SUPPORTED);
180
- }
181
-
182
- void
183
- handle_1ab1(struct bregs *regs)
184
- {
185
- //debug_stub(regs);
186
-
187
- if (! CONFIG_PCIBIOS) {
188
- set_invalid(regs);
189
- return;
190
- }
191
-
192
- switch (regs->al) {
193
- case 0x01: handle_1ab101(regs); break;
194
- case 0x02: handle_1ab102(regs); break;
195
- case 0x03: handle_1ab103(regs); break;
196
- case 0x08: handle_1ab108(regs); break;
197
- case 0x09: handle_1ab109(regs); break;
198
- case 0x0a: handle_1ab10a(regs); break;
199
- case 0x0b: handle_1ab10b(regs); break;
200
- case 0x0c: handle_1ab10c(regs); break;
201
- case 0x0d: handle_1ab10d(regs); break;
202
- case 0x0e: handle_1ab10e(regs); break;
203
- default: handle_1ab1XX(regs); break;
204
- }
205
- }
206
-
207
- // Entry point for pci bios functions.
208
- void VISIBLE16 VISIBLE32SEG
209
- handle_pcibios(struct bregs *regs)
210
- {
211
- debug_enter(regs, DEBUG_HDL_pcibios);
212
- handle_1ab1(regs);
213
- }
214
-
215
-
216
- /****************************************************************
217
- * 32bit interface
218
- ****************************************************************/
219
-
220
- struct bios32_s {
221
- u32 signature;
222
- u32 entry;
223
- u8 version;
224
- u8 length;
225
- u8 checksum;
226
- u8 reserved[5];
227
- } PACKED;
228
-
229
- struct bios32_s BIOS32HEADER __aligned(16) VARFSEG = {
230
- .signature = 0x5f32335f, // _32_
231
- .length = sizeof(BIOS32HEADER) / 16,
232
- };
233
-
234
- void
235
- bios32_init(void)
236
- {
237
- dprintf(3, "init bios32\n");
238
-
239
- BIOS32HEADER.entry = (u32)entry_bios32;
240
- BIOS32HEADER.checksum -= checksum(&BIOS32HEADER, sizeof(BIOS32HEADER));
241
- }
@@ -1,176 +0,0 @@
1
- // Post memory manager (PMM) calls
2
- //
3
- // Copyright (C) 2009-2013 Kevin O'Connor <kevin@koconnor.net>
4
- //
5
- // This file may be distributed under the terms of the GNU LGPLv3 license.
6
-
7
- #include "biosvar.h" // FUNC16
8
- #include "config.h" // CONFIG_*
9
- #include "malloc.h" // _malloc
10
- #include "output.h" // dprintf
11
- #include "e820map.h" // struct e820entry
12
- #include "std/pmm.h" // PMM_SIGNATURE
13
- #include "string.h" // checksum
14
- #include "util.h" // pmm_init
15
- #include "x86.h" // __ffs
16
-
17
- extern struct pmmheader PMMHEADER;
18
-
19
- #if CONFIG_PMM
20
- struct pmmheader PMMHEADER __aligned(16) VARFSEG = {
21
- .signature = PMM_SIGNATURE,
22
- .version = 0x01,
23
- .length = sizeof(PMMHEADER),
24
- };
25
- #endif
26
-
27
- // PMM - allocate
28
- static u32
29
- handle_pmm00(u16 *args)
30
- {
31
- u32 length = *(u32*)&args[1], handle = *(u32*)&args[3];
32
- u16 flags = args[5];
33
- dprintf(3, "pmm00: length=%x handle=%x flags=%x\n"
34
- , length, handle, flags);
35
- struct zone_s *lowzone = &ZoneTmpLow, *highzone = &ZoneTmpHigh;
36
- if (flags & 8) {
37
- // Permanent memory request.
38
- lowzone = &ZoneLow;
39
- highzone = &ZoneHigh;
40
- }
41
- if (!length) {
42
- // Memory size request
43
- switch (flags & 3) {
44
- default:
45
- case 0:
46
- return 0;
47
- case 1:
48
- return malloc_getspace(lowzone);
49
- case 2:
50
- return malloc_getspace(highzone);
51
- case 3: {
52
- u32 spacelow = malloc_getspace(lowzone);
53
- u32 spacehigh = malloc_getspace(highzone);
54
- if (spacelow > spacehigh)
55
- return spacelow;
56
- return spacehigh;
57
- }
58
- }
59
- }
60
- u32 size = length * 16;
61
- if ((s32)size <= 0)
62
- return 0;
63
- u32 align = MALLOC_MIN_ALIGN;
64
- if (flags & 4) {
65
- align = 1<<__ffs(size);
66
- if (align < MALLOC_MIN_ALIGN)
67
- align = MALLOC_MIN_ALIGN;
68
- }
69
- u32 data;
70
- switch (flags & 3) {
71
- default:
72
- case 0:
73
- return 0;
74
- case 1:
75
- data = malloc_palloc(lowzone, size, align);
76
- break;
77
- case 2:
78
- data = malloc_palloc(highzone, size, align);
79
- if (!data && (flags & 8)) {
80
- /*
81
- * We are out of meory. So go allocate from the (big)
82
- * ZoneTmpHigh instead and reserve the block in the e820
83
- * map so the OS will not override it. That way we can
84
- * handle big permanent allocations without needing a big
85
- * ZoneHigh.
86
- */
87
- data = malloc_palloc(&ZoneTmpHigh, size, align);
88
- if (data)
89
- e820_add(data, size, E820_RESERVED);
90
- }
91
- break;
92
- case 3: {
93
- data = malloc_palloc(lowzone, size, align);
94
- if (!data)
95
- data = malloc_palloc(highzone, size, align);
96
- }
97
- }
98
- if (data && handle != MALLOC_DEFAULT_HANDLE)
99
- malloc_sethandle(data, handle);
100
- return data;
101
- }
102
-
103
- // PMM - find
104
- static u32
105
- handle_pmm01(u16 *args)
106
- {
107
- u32 handle = *(u32*)&args[1];
108
- dprintf(3, "pmm01: handle=%x\n", handle);
109
- if (handle == MALLOC_DEFAULT_HANDLE)
110
- return 0;
111
- return malloc_findhandle(handle);
112
- }
113
-
114
- // PMM - deallocate
115
- static u32
116
- handle_pmm02(u16 *args)
117
- {
118
- u32 buffer = *(u32*)&args[1];
119
- dprintf(3, "pmm02: buffer=%x\n", buffer);
120
- int ret = malloc_pfree(buffer);
121
- if (ret)
122
- // Error
123
- return 1;
124
- return 0;
125
- }
126
-
127
- static u32
128
- handle_pmmXX(u16 *args)
129
- {
130
- return PMM_FUNCTION_NOT_SUPPORTED;
131
- }
132
-
133
- u32 VISIBLE32INIT
134
- handle_pmm(u16 *args)
135
- {
136
- ASSERT32FLAT();
137
- if (! CONFIG_PMM)
138
- return PMM_FUNCTION_NOT_SUPPORTED;
139
-
140
- u16 arg1 = args[0];
141
- dprintf(DEBUG_HDL_pmm, "pmm call arg1=%x\n", arg1);
142
-
143
- u32 ret;
144
- switch (arg1) {
145
- case 0x00: ret = handle_pmm00(args); break;
146
- case 0x01: ret = handle_pmm01(args); break;
147
- case 0x02: ret = handle_pmm02(args); break;
148
- default: ret = handle_pmmXX(args); break;
149
- }
150
-
151
- return ret;
152
- }
153
-
154
- void
155
- pmm_init(void)
156
- {
157
- if (! CONFIG_PMM)
158
- return;
159
-
160
- dprintf(3, "init PMM\n");
161
-
162
- PMMHEADER.entry = FUNC16(entry_pmm);
163
- PMMHEADER.checksum -= checksum(&PMMHEADER, sizeof(PMMHEADER));
164
- }
165
-
166
- void
167
- pmm_prepboot(void)
168
- {
169
- if (! CONFIG_PMM)
170
- return;
171
-
172
- dprintf(3, "finalize PMM\n");
173
-
174
- PMMHEADER.signature = 0;
175
- PMMHEADER.entry.segoff = 0;
176
- }
@@ -1,88 +0,0 @@
1
- // PNP BIOS calls
2
- //
3
- // Copyright (C) 2008 Kevin O'Connor <kevin@koconnor.net>
4
- //
5
- // This file may be distributed under the terms of the GNU LGPLv3 license.
6
-
7
- #include "config.h" // BUILD_BIOS_ADDR
8
- #include "farptr.h" // SET_FARVAR
9
- #include "output.h" // dprintf
10
- #include "std/pnpbios.h" // PNP_SIGNATURE
11
- #include "string.h" // checksum
12
- #include "util.h" // pnp_init
13
-
14
- extern struct pnpheader PNPHEADER;
15
- extern char pnp_string[];
16
-
17
- #if CONFIG_PNPBIOS
18
- struct pnpheader PNPHEADER __aligned(16) VARFSEG = {
19
- .signature = PNP_SIGNATURE,
20
- .version = 0x10,
21
- .length = sizeof(PNPHEADER),
22
- .real_cs = SEG_BIOS,
23
- .prot_base = BUILD_BIOS_ADDR,
24
- .real_ds = SEG_BIOS,
25
- .prot_database = BUILD_BIOS_ADDR,
26
- };
27
- #else
28
- // We need a copy of this string in the 0xf000 segment, but we are not
29
- // actually a PnP BIOS, so make sure it is *not* aligned, so OSes will
30
- // not see it if they scan.
31
- char pnp_string[] __aligned(2) VARFSEG = " $PnP";
32
- #endif
33
-
34
- // BBS - Get Version and Installation Check
35
- static u16
36
- handle_pnp60(u16 *args)
37
- {
38
- u16 version_ptr = args[1];
39
- u16 version_seg = args[2];
40
- SET_FARVAR(version_seg, *(u16*)(version_ptr+0), 0x0101);
41
- return 0;
42
- }
43
-
44
- static u16
45
- handle_pnpXX(u16 *args)
46
- {
47
- return FUNCTION_NOT_SUPPORTED;
48
- }
49
-
50
- u16 VISIBLE16
51
- handle_pnp(u16 *args)
52
- {
53
- if (! CONFIG_PNPBIOS)
54
- return FUNCTION_NOT_SUPPORTED;
55
-
56
- u16 arg1 = args[0];
57
- dprintf(DEBUG_HDL_pnp, "pnp call arg1=%x\n", arg1);
58
-
59
- switch (arg1) {
60
- case 0x60: return handle_pnp60(args);
61
- default: return handle_pnpXX(args);
62
- }
63
- }
64
-
65
- u16
66
- get_pnp_offset(void)
67
- {
68
- if (! CONFIG_PNPBIOS)
69
- return (u32)pnp_string + 1 - BUILD_BIOS_ADDR;
70
- return (u32)&PNPHEADER - BUILD_BIOS_ADDR;
71
- }
72
-
73
- // romlayout.S
74
- extern void entry_pnp_real(void);
75
- extern void entry_pnp_prot(void);
76
-
77
- void
78
- pnp_init(void)
79
- {
80
- if (! CONFIG_PNPBIOS)
81
- return;
82
-
83
- dprintf(3, "init PNPBIOS table\n");
84
-
85
- PNPHEADER.real_ip = (u32)entry_pnp_real - BUILD_BIOS_ADDR;
86
- PNPHEADER.prot_ip = (u32)entry_pnp_prot - BUILD_BIOS_ADDR;
87
- PNPHEADER.checksum -= checksum(&PNPHEADER, sizeof(PNPHEADER));
88
- }