rggen-verilog 0.1.0
Sign up to get free protection for your applications and to get access to all the features.
- checksums.yaml +7 -0
- data/CODE_OF_CONDUCT.md +74 -0
- data/LICENSE +21 -0
- data/README.md +74 -0
- data/lib/rggen/verilog.rb +64 -0
- data/lib/rggen/verilog/bit_field/type.rb +85 -0
- data/lib/rggen/verilog/bit_field/type/rc_w0c_w1c_wc_woc.erb +21 -0
- data/lib/rggen/verilog/bit_field/type/rc_w0c_w1c_wc_woc.rb +40 -0
- data/lib/rggen/verilog/bit_field/type/reserved.erb +10 -0
- data/lib/rggen/verilog/bit_field/type/reserved.rb +7 -0
- data/lib/rggen/verilog/bit_field/type/ro.erb +11 -0
- data/lib/rggen/verilog/bit_field/type/ro.rb +21 -0
- data/lib/rggen/verilog/bit_field/type/rof.erb +11 -0
- data/lib/rggen/verilog/bit_field/type/rof.rb +7 -0
- data/lib/rggen/verilog/bit_field/type/rs_w0s_w1s_ws_wos.erb +19 -0
- data/lib/rggen/verilog/bit_field/type/rs_w0s_w1s_ws_wos.rb +31 -0
- data/lib/rggen/verilog/bit_field/type/rw_w1_wo_wo1.erb +16 -0
- data/lib/rggen/verilog/bit_field/type/rw_w1_wo_wo1.rb +23 -0
- data/lib/rggen/verilog/bit_field/type/rwc.erb +15 -0
- data/lib/rggen/verilog/bit_field/type/rwc.rb +24 -0
- data/lib/rggen/verilog/bit_field/type/rwe.erb +15 -0
- data/lib/rggen/verilog/bit_field/type/rwe.rb +24 -0
- data/lib/rggen/verilog/bit_field/type/rwl.erb +15 -0
- data/lib/rggen/verilog/bit_field/type/rwl.rb +24 -0
- data/lib/rggen/verilog/bit_field/type/rws.erb +16 -0
- data/lib/rggen/verilog/bit_field/type/rws.rb +27 -0
- data/lib/rggen/verilog/bit_field/type/w0crs_w1crs_wcrs.erb +15 -0
- data/lib/rggen/verilog/bit_field/type/w0crs_w1crs_wcrs.rb +20 -0
- data/lib/rggen/verilog/bit_field/type/w0src_w1src_wsrc.erb +15 -0
- data/lib/rggen/verilog/bit_field/type/w0src_w1src_wsrc.rb +20 -0
- data/lib/rggen/verilog/bit_field/type/w0t_w1t.erb +15 -0
- data/lib/rggen/verilog/bit_field/type/w0t_w1t.rb +19 -0
- data/lib/rggen/verilog/bit_field/type/w0trg_w1trg.erb +14 -0
- data/lib/rggen/verilog/bit_field/type/w0trg_w1trg.rb +19 -0
- data/lib/rggen/verilog/bit_field/type/wrc_wrs.erb +14 -0
- data/lib/rggen/verilog/bit_field/type/wrc_wrs.rb +13 -0
- data/lib/rggen/verilog/bit_field/verilog_top.rb +89 -0
- data/lib/rggen/verilog/component.rb +7 -0
- data/lib/rggen/verilog/factories.rb +11 -0
- data/lib/rggen/verilog/feature.rb +35 -0
- data/lib/rggen/verilog/register/type.rb +101 -0
- data/lib/rggen/verilog/register/type/default.erb +29 -0
- data/lib/rggen/verilog/register/type/external.erb +27 -0
- data/lib/rggen/verilog/register/type/external.rb +45 -0
- data/lib/rggen/verilog/register/type/indirect.erb +31 -0
- data/lib/rggen/verilog/register/type/indirect.rb +18 -0
- data/lib/rggen/verilog/register/verilog_top.rb +58 -0
- data/lib/rggen/verilog/register_block/protocol.rb +51 -0
- data/lib/rggen/verilog/register_block/protocol/apb.erb +33 -0
- data/lib/rggen/verilog/register_block/protocol/apb.rb +40 -0
- data/lib/rggen/verilog/register_block/protocol/axi4lite.erb +48 -0
- data/lib/rggen/verilog/register_block/protocol/axi4lite.rb +92 -0
- data/lib/rggen/verilog/register_block/verilog_macros.erb +4 -0
- data/lib/rggen/verilog/register_block/verilog_top.rb +104 -0
- data/lib/rggen/verilog/register_file/verilog_top.rb +30 -0
- data/lib/rggen/verilog/setup.rb +11 -0
- data/lib/rggen/verilog/utility.rb +13 -0
- data/lib/rggen/verilog/utility/local_scope.rb +15 -0
- data/lib/rggen/verilog/version.rb +7 -0
- metadata +133 -0
metadata
ADDED
@@ -0,0 +1,133 @@
|
|
1
|
+
--- !ruby/object:Gem::Specification
|
2
|
+
name: rggen-verilog
|
3
|
+
version: !ruby/object:Gem::Version
|
4
|
+
version: 0.1.0
|
5
|
+
platform: ruby
|
6
|
+
authors:
|
7
|
+
- Taichi Ishitani
|
8
|
+
autorequire:
|
9
|
+
bindir: bin
|
10
|
+
cert_chain: []
|
11
|
+
date: 2020-10-24 00:00:00.000000000 Z
|
12
|
+
dependencies:
|
13
|
+
- !ruby/object:Gem::Dependency
|
14
|
+
name: rggen-systemverilog
|
15
|
+
requirement: !ruby/object:Gem::Requirement
|
16
|
+
requirements:
|
17
|
+
- - ">="
|
18
|
+
- !ruby/object:Gem::Version
|
19
|
+
version: 0.23.1
|
20
|
+
type: :runtime
|
21
|
+
prerelease: false
|
22
|
+
version_requirements: !ruby/object:Gem::Requirement
|
23
|
+
requirements:
|
24
|
+
- - ">="
|
25
|
+
- !ruby/object:Gem::Version
|
26
|
+
version: 0.23.1
|
27
|
+
- !ruby/object:Gem::Dependency
|
28
|
+
name: bundler
|
29
|
+
requirement: !ruby/object:Gem::Requirement
|
30
|
+
requirements:
|
31
|
+
- - ">="
|
32
|
+
- !ruby/object:Gem::Version
|
33
|
+
version: '0'
|
34
|
+
type: :development
|
35
|
+
prerelease: false
|
36
|
+
version_requirements: !ruby/object:Gem::Requirement
|
37
|
+
requirements:
|
38
|
+
- - ">="
|
39
|
+
- !ruby/object:Gem::Version
|
40
|
+
version: '0'
|
41
|
+
description: Verilog write plugin for RgGen
|
42
|
+
email:
|
43
|
+
- rggen@googlegroups.com
|
44
|
+
executables: []
|
45
|
+
extensions: []
|
46
|
+
extra_rdoc_files: []
|
47
|
+
files:
|
48
|
+
- CODE_OF_CONDUCT.md
|
49
|
+
- LICENSE
|
50
|
+
- README.md
|
51
|
+
- lib/rggen/verilog.rb
|
52
|
+
- lib/rggen/verilog/bit_field/type.rb
|
53
|
+
- lib/rggen/verilog/bit_field/type/rc_w0c_w1c_wc_woc.erb
|
54
|
+
- lib/rggen/verilog/bit_field/type/rc_w0c_w1c_wc_woc.rb
|
55
|
+
- lib/rggen/verilog/bit_field/type/reserved.erb
|
56
|
+
- lib/rggen/verilog/bit_field/type/reserved.rb
|
57
|
+
- lib/rggen/verilog/bit_field/type/ro.erb
|
58
|
+
- lib/rggen/verilog/bit_field/type/ro.rb
|
59
|
+
- lib/rggen/verilog/bit_field/type/rof.erb
|
60
|
+
- lib/rggen/verilog/bit_field/type/rof.rb
|
61
|
+
- lib/rggen/verilog/bit_field/type/rs_w0s_w1s_ws_wos.erb
|
62
|
+
- lib/rggen/verilog/bit_field/type/rs_w0s_w1s_ws_wos.rb
|
63
|
+
- lib/rggen/verilog/bit_field/type/rw_w1_wo_wo1.erb
|
64
|
+
- lib/rggen/verilog/bit_field/type/rw_w1_wo_wo1.rb
|
65
|
+
- lib/rggen/verilog/bit_field/type/rwc.erb
|
66
|
+
- lib/rggen/verilog/bit_field/type/rwc.rb
|
67
|
+
- lib/rggen/verilog/bit_field/type/rwe.erb
|
68
|
+
- lib/rggen/verilog/bit_field/type/rwe.rb
|
69
|
+
- lib/rggen/verilog/bit_field/type/rwl.erb
|
70
|
+
- lib/rggen/verilog/bit_field/type/rwl.rb
|
71
|
+
- lib/rggen/verilog/bit_field/type/rws.erb
|
72
|
+
- lib/rggen/verilog/bit_field/type/rws.rb
|
73
|
+
- lib/rggen/verilog/bit_field/type/w0crs_w1crs_wcrs.erb
|
74
|
+
- lib/rggen/verilog/bit_field/type/w0crs_w1crs_wcrs.rb
|
75
|
+
- lib/rggen/verilog/bit_field/type/w0src_w1src_wsrc.erb
|
76
|
+
- lib/rggen/verilog/bit_field/type/w0src_w1src_wsrc.rb
|
77
|
+
- lib/rggen/verilog/bit_field/type/w0t_w1t.erb
|
78
|
+
- lib/rggen/verilog/bit_field/type/w0t_w1t.rb
|
79
|
+
- lib/rggen/verilog/bit_field/type/w0trg_w1trg.erb
|
80
|
+
- lib/rggen/verilog/bit_field/type/w0trg_w1trg.rb
|
81
|
+
- lib/rggen/verilog/bit_field/type/wrc_wrs.erb
|
82
|
+
- lib/rggen/verilog/bit_field/type/wrc_wrs.rb
|
83
|
+
- lib/rggen/verilog/bit_field/verilog_top.rb
|
84
|
+
- lib/rggen/verilog/component.rb
|
85
|
+
- lib/rggen/verilog/factories.rb
|
86
|
+
- lib/rggen/verilog/feature.rb
|
87
|
+
- lib/rggen/verilog/register/type.rb
|
88
|
+
- lib/rggen/verilog/register/type/default.erb
|
89
|
+
- lib/rggen/verilog/register/type/external.erb
|
90
|
+
- lib/rggen/verilog/register/type/external.rb
|
91
|
+
- lib/rggen/verilog/register/type/indirect.erb
|
92
|
+
- lib/rggen/verilog/register/type/indirect.rb
|
93
|
+
- lib/rggen/verilog/register/verilog_top.rb
|
94
|
+
- lib/rggen/verilog/register_block/protocol.rb
|
95
|
+
- lib/rggen/verilog/register_block/protocol/apb.erb
|
96
|
+
- lib/rggen/verilog/register_block/protocol/apb.rb
|
97
|
+
- lib/rggen/verilog/register_block/protocol/axi4lite.erb
|
98
|
+
- lib/rggen/verilog/register_block/protocol/axi4lite.rb
|
99
|
+
- lib/rggen/verilog/register_block/verilog_macros.erb
|
100
|
+
- lib/rggen/verilog/register_block/verilog_top.rb
|
101
|
+
- lib/rggen/verilog/register_file/verilog_top.rb
|
102
|
+
- lib/rggen/verilog/setup.rb
|
103
|
+
- lib/rggen/verilog/utility.rb
|
104
|
+
- lib/rggen/verilog/utility/local_scope.rb
|
105
|
+
- lib/rggen/verilog/version.rb
|
106
|
+
homepage: https://github.com/rggen/rggen-verilog
|
107
|
+
licenses:
|
108
|
+
- MIT
|
109
|
+
metadata:
|
110
|
+
bug_tracker_uri: https://github.com/rggen/rggen-verilog/issues
|
111
|
+
mailing_list_uri: https://groups.google.com/d/forum/rggen
|
112
|
+
source_code_uri: https://github.com/rggen/rggen-verilog
|
113
|
+
wiki_uri: https://github.com/rggen/rggen/wiki
|
114
|
+
post_install_message:
|
115
|
+
rdoc_options: []
|
116
|
+
require_paths:
|
117
|
+
- lib
|
118
|
+
required_ruby_version: !ruby/object:Gem::Requirement
|
119
|
+
requirements:
|
120
|
+
- - ">="
|
121
|
+
- !ruby/object:Gem::Version
|
122
|
+
version: 2.4.0
|
123
|
+
required_rubygems_version: !ruby/object:Gem::Requirement
|
124
|
+
requirements:
|
125
|
+
- - ">="
|
126
|
+
- !ruby/object:Gem::Version
|
127
|
+
version: '0'
|
128
|
+
requirements: []
|
129
|
+
rubygems_version: 3.1.2
|
130
|
+
signing_key:
|
131
|
+
specification_version: 4
|
132
|
+
summary: rggen-verilog-0.1.0
|
133
|
+
test_files: []
|