pyadi-jif 0.1.0__py2.py3-none-any.whl

adijif/types.py

@@ -0,0 +1,151 @@
+"""ADI JIF utility types and functions."""
+
+from typing import Dict, Union
+
+import numpy as np
+
+from adijif.solvers import GEKKO, CpoModel, integer_var  # type: ignore
+
+
+class range:
+    """Model range of possible values.
+
+    This class is similar to range but interfaces with
+    the modeling layers to create correct mappings for internal
+    solvers
+    """
+
+    def __init__(self, start: int, stop: int, step: int, name: str) -> None:
+        """Model range of possible values.
+
+        This class is similar to range but interfaces with
+        the modeling layers to create correct mappings for internal
+        solvers
+
+        Args:
+            start (int): Start value of range
+            stop (int): Last value of range-step
+            step (int): Difference between successive values in range
+            name (str): Name of variable
+        """
+        assert isinstance(start, int), "start must be an int"
+        assert isinstance(stop, int), "stop must be an int"
+        assert isinstance(step, int), "step must be an int"
+        assert isinstance(name, str), "name must be a string"
+
+        self.start = start
+        self.stop = stop
+        self.step = step
+        self.name = name
+
+    def __call__(self, model: Union[GEKKO, CpoModel]) -> Dict:
+        """Generate range for parameter solver.
+
+        Args:
+            model (GEKKO, CpoModel): Model of JESD system or part to solve
+
+        Returns:
+            Dict: Dictionary of solver variable(s) for model
+        """
+        if GEKKO and CpoModel:
+            assert isinstance(
+                model, (GEKKO, CpoModel)
+            ), "range must be called with input type model"
+        elif GEKKO:
+            assert isinstance(
+                model, GEKKO
+            ), "range must be called with input type model"
+        elif CpoModel:
+            assert isinstance(
+                model, CpoModel
+            ), "range must be called with input type model"
+
+        config = {}
+        if isinstance(model, CpoModel):
+            o_array = np.arange(self.start, self.stop, self.step)
+            config["range"] = integer_var(domain=o_array, name=self.name + "_Var")
+            return config
+
+        if self.step == 1:
+            config["range"] = model.Var(
+                integer=True,
+                lb=self.start,
+                ub=self.stop,
+                value=self.start,
+                name=self.name + "_Var",
+            )
+        else:
+            # Create piecewise problem with binary values (DO NOT USE SOS1!)
+            o_array = np.arange(self.start, self.stop, self.step)
+            o_array = list(map(int, o_array))
+
+            options = model.Array(model.Var, len(o_array), lb=0, ub=1, integer=True)
+            model.Equation(model.sum(options) == 1)  # only select one
+            config["range"] = model.Intermediate(model.sum(o_array * options))
+
+        return config
+
+
+class arb_source:
+    """Arbitrary source for solver.
+
+    This internally uses a division of two integers to create an arbitrary clock
+    source.
+    """
+
+    _max_scalar = int(1e11)
+
+    def __init__(self, name: str) -> None:
+        """Arbitrary source for solver.
+
+        Args:
+            name (str): Name of source
+        """
+        self.name = name
+
+        self._a = integer_var(0, self._max_scalar, name=name + "_a")
+        self._b = integer_var(0, self._max_scalar, name=name + "_b")
+
+    def __call__(self, model: Union[GEKKO, CpoModel]) -> Dict:
+        """Generate arbitrary source for solver.
+
+        Args:
+            model (GEKKO, CpoModel): Model of JESD system or part to solve
+
+        Returns:
+            Dict: Dictionary of solver variable(s) for model
+
+        Raises:
+            NotImplementedError: Only CpoModel is supported
+        """
+        if GEKKO and CpoModel:
+            assert isinstance(
+                model, (GEKKO, CpoModel)
+            ), "arb_source must be called with input type model"
+        elif GEKKO:
+            assert isinstance(
+                model, GEKKO
+            ), "arb_source must be called with input type model"
+        elif CpoModel:
+            assert isinstance(
+                model, CpoModel
+            ), "arb_source must be called with input type model"
+
+        # config = {}
+        if isinstance(model, CpoModel):
+            # config[self.name] = self._a / self._b
+            # return config
+            return self._a / self._b
+
+        raise NotImplementedError("Only CpoModel is supported")
+
+    def get_config(self, solution: Dict) -> Dict:
+        """Get configuration from solver results.
+
+        Args:
+            solution (Dict): Solver results
+
+        Returns:
+            Dict: Dictionary of solver variable(s) for model
+        """
+        return {self.name: solution[self._a] / solution[self._b]}

adijif/utils.py

@@ -0,0 +1,191 @@
+"""Collection of utility scripts for specialized checks."""
+
+import copy
+from typing import List, Optional
+
+import numpy as np
+
+import adijif.fpgas.xilinx.sevenseries as xp
+import adijif.fpgas.xilinx.ultrascaleplus as us
+from adijif.converters.converter import converter
+from adijif.fpgas.fpga import fpga
+
+
+def get_jesd_mode_from_params(conv: converter, **kwargs: int) -> List[dict]:
+    """Find the JESD mode that matches the supplied parameters.
+
+    Args:
+        conv (converter): Converter object of desired device
+        kwargs: Parameters and values to match against
+
+    Raises:
+        Exception: Converter does not have specified JESD property
+
+    Returns:
+        List[dict]: JESD mode that matches the supplied parameters
+    """
+    results = []
+    needed = len(kwargs.items())
+
+    # Remove JESD modes if not needed
+    if any([i == "jesd_class" for i in kwargs.items()]):
+        modes = conv.quick_configuration_modes[kwargs["jesd_class"]]
+        modes = {kwargs["jesd_class"]: modes}
+    else:
+        modes = conv.quick_configuration_modes
+
+    modes = copy.deepcopy(modes)
+
+    for standard in modes:
+        for mode in modes[standard]:
+            found = 0
+            settings = modes[standard][mode]
+            for key, value in kwargs.items():
+                if key not in settings:
+                    raise Exception(f"{key} not in JESD Configs")
+                if isinstance(value, list):
+                    for v in value:
+                        if settings[key] == v:
+                            found += 1
+                else:
+                    if settings[key] == value:
+                        found += 1
+            if found == needed:
+                results.append(
+                    {"mode": mode, "jesd_class": standard, "settings": settings}
+                )
+
+    if not results:
+        raise Exception(f"No JESD mode found for {kwargs}")
+
+    return results
+
+
+def get_max_sample_rates(
+    conv: converter, fpga: Optional[fpga] = None, limits: Optional[dict] = None
+) -> dict:
+    """Determine the maximum sample rates for the device.
+
+    Determine the maximum sample rate across all values of M (number of
+    virtual converters and supplied limits
+
+    Args:
+        conv (converter): Converter object of desired device
+        fpga (Optional[fpga]): FPGA object of desired fpga device
+        limits (Optional[dict]): Limits to apply to the device and JESD mode
+
+    Raises:
+        Exception: Converter does not have specified property
+        Exception: Numeric limits must be described in a nested dict
+        AttributeError: FPGA object does not have specified property
+
+    Returns:
+        dict: Dictionary of maximum sample rates per M
+    """
+    if fpga:
+        max_lanes = fpga.max_serdes_lanes
+        if int(fpga.transceiver_type[4]) == 2:
+            trx = xp.SevenSeries(parent=fpga, transceiver_type=fpga.transceiver_type)
+            max_lane_rate = trx.plls["QPLL"].vco_max
+        elif int(fpga.transceiver_type[4]) in [3, 4]:
+            trx = us.UltraScalePlus(parent=fpga, transceiver_type=fpga.transceiver_type)
+            max_lane_rate = trx.plls["QPLL"].vco_max * 2
+        else:
+            raise Exception("Unsupported FPGA transceiver type")
+    else:
+        max_lanes = None
+        max_lane_rate = None
+
+    if limits:
+        assert isinstance(limits, dict), "limits must be a dictionary"
+
+    results = []
+    # Loop across enabled channel counts
+    for channels in conv.M_available:
+        sample_rates = []
+        mode_vals = []
+        standards = []
+        modes = conv.quick_configuration_modes
+        # Cycle through all modes to determine
+        for standard in modes:
+            for mode in modes[standard]:
+                if modes[standard][mode]["M"] not in [channels]:
+                    continue
+                # Set mode
+                conv.set_quick_configuration_mode(mode, standard)
+                if max_lanes:
+                    if conv.L > max_lanes:
+                        continue
+
+                # Set bit_clock
+                max_bit_clock = conv.bit_clock_max
+                if max_lane_rate:
+                    max_bit_clock = min(max_lane_rate, max_bit_clock)
+
+                conv.sample_clock = conv.sample_clock_max
+                max_bit_clock_at_max_adc_rate = conv.bit_clock
+
+                # Update model with valid max so we can get true sample clock
+                conv.bit_clock = min(
+                    max_bit_clock,
+                    max_bit_clock_at_max_adc_rate,
+                )
+
+                # Apply extra checks
+                b = False
+                if limits:
+                    for limit in limits:
+                        if not hasattr(conv, limit):
+                            raise AttributeError(
+                                f"converter does not have property {limit}"
+                            )
+                        if isinstance(limits[limit], str):
+                            if getattr(conv, limit) != limits[limit]:
+                                b = True
+                                break
+                        elif isinstance(limits[limit], dict):
+                            ld = limits[limit]
+                            for lc in ld:
+                                if lc in [">", "<", "<=", ">=", "=="]:
+                                    attr = getattr(conv, limit)
+                                    e = eval(  # noqa: S307
+                                        f"{attr} {lc} {limits[limit][lc]}"
+                                    )
+                                    if not e:
+                                        b = True
+                                        break
+                            if b:
+                                break
+
+                        else:
+                            raise Exception(
+                                "Numeric limits must be described in a nested dict"
+                            )
+                if b:
+                    continue
+
+                # Collect sample rate
+                sr = min(conv.sample_clock, conv.converter_clock_max)
+                sample_rates.append(sr)
+                mode_vals.append(mode)
+                standards.append(standard)
+
+        if not sample_rates:
+            continue
+
+        i = np.argmax(sample_rates)
+        mode = mode_vals[i]
+        standard = standards[i]
+        conv.set_quick_configuration_mode(mode, standard)
+        conv.sample_clock = sample_rates[i]
+        results.append(
+            {
+                "sample_clock": conv.sample_clock,
+                "bit_clock": conv.bit_clock,
+                "L": conv.L,
+                "M": conv.M,
+                "quick_configuration_mode": mode,
+                "jesd_class": standard,
+            }
+        )
+    return results

pyadi_jif-0.1.0.dist-info/METADATA

@@ -0,0 +1,62 @@
+Metadata-Version: 2.4
+Name: pyadi-jif
+Version: 0.1.0
+Summary: Python interface and configurator for ADI JESD Interface Framework
+Author-email: "Travis F. Collins" <travis.collins@analog.com>
+Maintainer: Analog Devices, Inc.
+Maintainer-email: Travis Collins <travis.collins@analog.com>
+License: EPL-2.0
+Requires-Python: >=3.9
+Description-Content-Type: text/markdown
+License-File: LICENSE
+License-File: AUTHORS.rst
+Requires-Dist: numpy<2
+Requires-Dist: openpyxl>=3.1.3
+Requires-Dist: pandas[openpyxl]>=1.1.5
+Provides-Extra: cplex
+Requires-Dist: cplex; extra == "cplex"
+Requires-Dist: docplex==2.24.231; extra == "cplex"
+Provides-Extra: gekko
+Requires-Dist: gekko; extra == "gekko"
+Dynamic: license-file
+
+# pyadi-jif: Python Configurator for ADI JESD204 Interface Framework (JIF)
+
+A framework to simplify the use of JESD204 with Analog Devices, Inc. data converters and clock chips.
+
+<p align="center">
+<img src="doc/source/imgs/PyADI-JIF_logo.png" width="500" alt="PyADI-JIF Logo"> </br>
+</p>
+
+<p align="center">
+
+<a href="https://opensource.org/licenses/">
+<img src="https://img.shields.io/badge/License-EPL%20v2-blue.svg" alt="EPL v2.0>
+</a>
+    
+<a href="https://github.com/analogdevicesinc/pyadi-jif/actions/workflows/tests.yml">
+<img src="https://github.com/analogdevicesinc/pyadi-jif/actions/workflows/tests.yml/badge.svg" alt="Test Status">
+</a>
+
+<a href="https://codecov.io/gh/analogdevicesinc/pyadi-jif">
+<img src="https://codecov.io/gh/analogdevicesinc/pyadi-jif/branch/main/graph/badge.svg?token=WVSRCSXFWL" alt="Coverage Status">
+</a>
+</p> 
+  
+## Installation 
+
+Install JIF with pip
+
+```bash 
+  pip install --index-url https://test.pypi.org/simple/ pyadi-jif
+```
+
+
+## Documentation
+
+[Documentation](https://analogdevicesinc.github.io/pyadi-jif/main/)
+
+  
+## License
+
+[EPL-2.0](https://www.eclipse.org/legal/epl-2.0/)

pyadi_jif-0.1.0.dist-info/RECORD

@@ -0,0 +1,73 @@
+adijif/__init__.py,sha256=2JlAIBypC54oGJdn77NCrptFtxlF75n_7i4HFHt2Mq0,990
+adijif/adijif.py,sha256=h0hwdogXGFqerm-5ZPeT-irPn91pCcQRjiHThXsRzEk,19
+adijif/cli.py,sha256=HCW6Qtm6dVxeRQ0AiTm03FxGM4BFXQGF9lwz7QPagVg,480
+adijif/common.py,sha256=2L09c8DE3heEHLirD-sahfs3gllhgWRsVEjtaMu0wcg,2117
+adijif/draw.py,sha256=kwQTDzfgliVJhzKZwe5b7QPN9vrGZ99WoN54aQM8Fos,17185
+adijif/gekko_trans.py,sha256=xe5FjEjgxwl3TGC_en_VNT7Wf3H1IqE5tehZr738hug,9435
+adijif/jesd.py,sha256=d9Rvg7erqkFh-4wB784QIOdwaex9596C5ihIVh_G_O8,21053
+adijif/solvers.py,sha256=gwifcsxh1jWLU-y4pKzpzucjOPUX_TVbisq6qIs22ns,1670
+adijif/system.py,sha256=qtnQK2gLEPHJ4iTov_HWlF-HdNQyv2zBJQjx20-hA6w,21711
+adijif/system_draw.py,sha256=Q8fpouIjtkJAD7a8BdRDI2vGU5b0RqCYNcHHEz4g2Wc,1837
+adijif/types.py,sha256=XkdHxfc_qUeU46JQVWo9esCoK6eOKfuY_2-pgSQG4Oc,4794
+adijif/utils.py,sha256=EZGsdX7JAFsfknmlUXyhc57PJA7QsaIlTqOUWt1vw24,6811
+adijif/clocks/__init__.py,sha256=5idFQgZfdY8emHPDex8d459kB_MbcEgE3BDKkKzzsGg,145
+adijif/clocks/ad9523.py,sha256=wCBwmxe3c23-mMBUROhQ7ErQiZBDLvpDfr5lKQAkyCA,9687
+adijif/clocks/ad9523_1_bf.py,sha256=Nj4DqVIYWNPDreQf8g-HqSV1xL8ff6TGqEcv-Zh7aTo,3707
+adijif/clocks/ad9528.py,sha256=1MhsUgle30mY2w4zbeYp1dDOEOK9y3CaTT6Av_1dMtk,12581
+adijif/clocks/ad9528_bf.py,sha256=lO8M3N9vTJc51WEdmfx9eC9RzQfAg-r-3b0TdvdJtsU,2341
+adijif/clocks/ad9545.py,sha256=PuZHbcpt3JtuXpz5DkFDDDY6PplakBog9c4rmpU_mdE,20740
+adijif/clocks/clock.py,sha256=uu6IecVWbwLtGYh24wb91WPqdYXnNnrlrUerEQTsSZU,5112
+adijif/clocks/hmc7044.py,sha256=XeFGyER-q1FbMwHXZYMVu11KCrpUX8vLbDRoLd5z96s,18407
+adijif/clocks/hmc7044_bf.py,sha256=esbRlBbtZtRXp5zMVWTsXYZQcdB-Y9vMcXiMck6BjC4,2384
+adijif/clocks/ltc6952.py,sha256=ZWEQdiXLTviNCDx_cUdkY8K0_5wwAYHgoicpcFgeNrk,13347
+adijif/clocks/ltc6952_bf.py,sha256=038HFOnfg_rTK3X9siMgr6-vUtrzIDBAs2ADxEZEqS4,2331
+adijif/clocks/ltc6953.py,sha256=zpyKNiyuF6ypwtExOgHVtHFHCDRK0joJDFAVHx5ORhk,10468
+adijif/converters/__init__.py,sha256=q758E9tTyv65sBE7VvlOp32kkfzM208HdNDOC26WvmY,113
+adijif/converters/ad9081.py,sha256=tmr9iQmJ5pWsb3O_pdjrEtU14IC7Ejgx-eKZOu83UjI,22500
+adijif/converters/ad9081_dp.py,sha256=rxVxH6LLhDvk_qf174QMOJXDSNJ3W4icYsDmdkYJ9UI,7442
+adijif/converters/ad9081_util.py,sha256=Q5FAfF_AbEEh8zVsg3cKIFjr016KyNE-LLaEBlyw0sc,3641
+adijif/converters/ad9084.py,sha256=Wi2aheb4FkJJ3Q-QqFFp77rMhvAr4yrUbNQK5Z9nlTQ,20973
+adijif/converters/ad9084_dp.py,sha256=tbdeVAdPLROcs-WBYYtNDGgG-IVeIx46vyIFYf9Usc4,4146
+adijif/converters/ad9084_draw.py,sha256=y9XSpAEJdSsVufgQeh2m0WHwormp2H-bTr8OrByuqWU,7371
+adijif/converters/ad9084_util.py,sha256=a0pwDwRlLU4L9D4_Olg3HJczZA_A7xk5-6vn1pInleo,12806
+adijif/converters/ad9144.py,sha256=bSR4tIG533eGxQXiB2PbJ0ZMWPgZacJvBT2DwnoynWY,10766
+adijif/converters/ad9144_bf.py,sha256=8lVKVTZ5GDN_Ht0T_o3cIIaFN_tcZNhNtX2Ke9Qp11E,1495
+adijif/converters/ad9680.py,sha256=ObIbml4tGLlTifnzNPS9jtINU6PzGWffsFDKwqhehpg,6857
+adijif/converters/ad9680_bf.py,sha256=3BGvq9_psXKO2TMLlQemwi_J-brrf3hudpKSw63uLog,1420
+adijif/converters/ad9680_draw.py,sha256=RuxOY12_LPX-V3sQE4-10s07mIUlVUvZCELMgeqWYIc,6418
+adijif/converters/adc.py,sha256=uwmU_Qewyr9-UwsJ6Zyrc68IoZOVRnfnLXgQC6dG4NQ,2552
+adijif/converters/adrv9009.py,sha256=YSSYdWFpCKJoITLmSvQaOuAJ5g1hLNgCS6MoF2DW5oE,13951
+adijif/converters/adrv9009_bf.py,sha256=DoFaNYlU0X_OHAA9_Rx3smKf1SjHKp_Ac49Q42KXkZg,1450
+adijif/converters/adrv9009_util.py,sha256=6Z7Ptin1Uaw7B0QtGBopsYVj0EjooBt89aJ4SZzUwy0,2971
+adijif/converters/converter.py,sha256=QswlGRrX94GyGTtrZsAKOPZwunrSOmsgGbbrckJtCn8,12542
+adijif/converters/dac.py,sha256=OrFKXjoTU_z2Jdj_TNWK5yGHllbHMnpivHwzJC31VCc,2724
+adijif/converters/resources/AD9084_JTX_JRX.xlsx,sha256=ZW1ghdFY1wrStTOiI5L_5x97GdTXwqbA0Kt9z_Eh2nY,40446
+adijif/converters/resources/ad9081_JRx_204B.csv,sha256=oxZv7Jk9Kbg1XfJD7qlVxVryxJnO7CPTS1AF51Q3mpc,6832
+adijif/converters/resources/ad9081_JRx_204C.csv,sha256=UZI_mjzYwzgv-qNOoJn-k0zwtgpBtqddH3ni0nv-QNc,16690
+adijif/converters/resources/ad9081_JTx_204B.csv,sha256=Q8-Sz6kJXasLipATK3Sy-_s6uDwQMA_fsEOCh5_MC58,144144
+adijif/converters/resources/ad9081_JTx_204C.csv,sha256=5762x2PzGo2lZtLy74WYy0ylv6G2qLz6ZKhKeYDbVw8,110600
+adijif/converters/resources/full_rx_mode_table_ad9081.csv,sha256=lIQ5b_2jGBHXyPBQmWI0vXZroJtjoMfoOm13BEulGMY,59214
+adijif/converters/resources/full_tx_mode_table_ad9081.csv,sha256=STO-DuiufxQzfVvYanQQBITVy4r5u230d1AwPIRyDBs,29127
+adijif/d2/__init__.py,sha256=9ZqThnOzv-x5-oVY-rZYDMmP36QGwTvkjtnqoJje44E,592
+adijif/d2/d2lib.h,sha256=i5PVMipavdWYiDS8apiu6nLJkwfD9RiQHAhhGpdqzGY,1681
+adijif/fpgas/__init__.py,sha256=zKWwRMCxpnY_jYEhB1SDNB5sFNIb4tFestkI755uX6U,41
+adijif/fpgas/fpga.py,sha256=XURn1BQgDxi-jD71q7Ziz0rlMZ9xCDw14rvT9nmF65E,2009
+adijif/fpgas/xilinx/__init__.py,sha256=BDv-Eib5c5r07ZNPZZzhz4mH14jcdNmYCQ8G6SxMqlE,41660
+adijif/fpgas/xilinx/bf.py,sha256=414HvoWyd57lTjaMPlI2BOzMmzCsQ4r6_CX9XeyhPsU,3617
+adijif/fpgas/xilinx/pll.py,sha256=htTx-IQ4Lk02YrHDInPoUUZj6jivgM7Rdv3GjEpvHfE,6942
+adijif/fpgas/xilinx/sevenseries.py,sha256=IwcshuTDmfBlyUyzpri7EaCkpgzLJxWrIgQrr_K7ZIw,17248
+adijif/fpgas/xilinx/ultrascaleplus.py,sha256=3vhd9ioug_A4icUGB2g3PzAXRqjgFC0Z1z_CcVCyGiU,17006
+adijif/fpgas/xilinx/xilinx_draw.py,sha256=QCDn1SyMClCd9w1O53x1MV5TZ68YqpgHCJOdbhEuS54,19273
+adijif/plls/__init__.py,sha256=V_ReY5f5JrJD1DNIem9JvPVrqGv1DucW9QEdUE_KOlg,68
+adijif/plls/adf4030.py,sha256=lp8UhVLIp16XfrRD-tPGZJ6X0NNaKNs1ydkc4QwxpPs,7554
+adijif/plls/adf4371.py,sha256=y1W1jQMZVsbNY4DDcnfFprfUIKBlNK7Mkre4Fw8n1X4,13030
+adijif/plls/adf4382.py,sha256=EPqiui9HOtYFfrJa3sHnjLJCO7cLKfWsyJ-M4L8-fAo,18040
+adijif/plls/pll.py,sha256=7UdTpunRsft0ITsW3cwv3TefOuEsGUyDRSRf3iV7d9w,3378
+adijif/sys/__init__.py,sha256=2t0kqh5ut5Atg2M0xXgHR5pOR7tT9HMMFPjfFoXN7zs,46
+adijif/sys/s_plls.py,sha256=YdEHPoFMp4BEhXdE1bJEF5Kb1EdIDo61Ke5QgfLDE-U,6965
+pyadi_jif-0.1.0.dist-info/licenses/AUTHORS.rst,sha256=2nS8nCWFE0MCz2Nd5GrzAU9wpxyX7ry3eiQO2HWcFns,168
+pyadi_jif-0.1.0.dist-info/licenses/LICENSE,sha256=jDSfgHZNBkjmRfQe8jdypwyZWgkktSNfc19KPQnfEnw,14197
+pyadi_jif-0.1.0.dist-info/METADATA,sha256=IQJuFgB2Jkc8EMTZCDoL-RRInVFRP_sZNadVodNhcjk,1827
+pyadi_jif-0.1.0.dist-info/WHEEL,sha256=JNWh1Fm1UdwIQV075glCn4MVuCRs0sotJIq-J6rbxCU,109
+pyadi_jif-0.1.0.dist-info/top_level.txt,sha256=28Iq91julBHGi9akpu5M8G__XbvKSMtLxOTjn5aQqV8,7
+pyadi_jif-0.1.0.dist-info/RECORD,,

pyadi_jif-0.1.0.dist-info/WHEEL

@@ -0,0 +1,6 @@
+Wheel-Version: 1.0
+Generator: setuptools (80.9.0)
+Root-Is-Purelib: true
+Tag: py2-none-any
+Tag: py3-none-any
+

pyadi_jif-0.1.0.dist-info/licenses/AUTHORS.rst

@@ -0,0 +1,13 @@
+=======
+Credits
+=======
+
+Development Lead
+----------------
+
+* Travis F. Collins <travis.collins@analog.com>
+
+Contributors
+------------
+
+None yet. Why not be the first?