HDLRuby 2.10.5 → 2.11.0

checksums.yaml

@@ -1,7 +1,7 @@
 ---
 SHA256:
-  metadata.gz: 57f711573af1646f1dc678be203b16a119744cc09f5e1d2a3e7adce5b8363579
-  data.tar.gz: b5880098c778a28c820c879a77be3730c945fb2efb8d2771e787c0377184a1a2
+  metadata.gz: a9fc5a3510b44232e5c7f34b3cf519692690fdac2cf4c0ae1078d8493eaf78d0
+  data.tar.gz: 0bbb47f453e246c0bb90e9714b59b07240bc92273f975ac3074b21cbb8e85099
 SHA512:
-  metadata.gz: f19830b5bccdebeb4359d09be4e5222d7b0a39fccaa6a346ead07b1b62e21bf4195dda796d4237cf56aaa8ca41f0a8bb1e2b67b12e945e2647922d8e966861e1
-  data.tar.gz: ebc946677fd8c44d00374f62bcc55b7146fa5f84a0f15e32478a7fa2aa4cfc61ab108ea2da07668acad4534bdae6655a042d16237d3275296b07b12e64b59918
+  metadata.gz: 601d7638bb702da17e6dd85ea969ae3015fbd18775b94fcb77e69315bb1ccd4684e41dd5791538ddda5918d13b36d5550e167a7021dcc0ed5155427a2ffe23f1
+  data.tar.gz: 7a7a657dbc3b675dec95a3073b9f71026645d38fde2ff8e84dce0a2a69d3f3c6eff9fd28c0b581249a2033010d5a4fd420f5979511e07170af02b7ec88a68b5b

data/HDLRuby.gemspec

@@ -26,6 +26,7 @@ Gem::Specification.new do |spec|
   spec.executables   = spec.files.grep(%r{^exe/}) { |f| File.basename(f) }
   # spec.require_paths = ["lib"]
   spec.require_paths = ["lib","lib/HDLRuby"]
+  spec.extensions = %w[ext/hruby_sim/extconf.rb]
 
   spec.required_ruby_version = '>= 2.0'
   # spec.add_development_dependency "bundler", "~> 2.0.1"

data/README.md

@@ -49,8 +49,11 @@ Where:
 | `-v, --verilog`   | Output in Verilog HDL format                         |
 | `-V, --vhdl`      | Output in VHDL format                                |
 | `-s, --syntax`    | Output the Ruby syntax tree                          |
-| `-C, --clang`     | Output the C code of the simulator                   |
-| `-S, --sim`       | Output the executable simulator and execute it       |
+| `-C, --clang`     | Output the C code of the standalone simulator.       |
+| `-S, --sim`       | Perform the simulation with the default engine.      |
+| `--csim`          | Perform the simulation with the standalone engine.   |
+| `--rsim`          | Perform the simulation with the Ruby engine.         |
+| `--rcsim`         | Perform the simulation with the Hybris engine.       |
 | `--vcd`           | Make the simulator generate a VCD file               |
 | `-d, --directory` | Specify the base directory for loading the HDLRuby files |
 | `-D, --debug`     | Set the HDLRuby debug mode |
@@ -91,13 +94,14 @@ hdrcc -V -t adder --param 16 adder_gen.rb adder
 hdrcc -y -t multer -p 16,16,32 multer_gen.rb multer
 ```
 
-* Simulate the circuit described in file `counter_bench.rb` using directory `counter` for
-  storing the simulator's files:
+* Simulate the circuit described in file `counter_bench.rb` using the default simluation engine and putting the simulator's files in directory `counter`:
 
 ```
 hdrcc -S counter_bench.rb counter
 ```
 
+As a policy, the default simulation enigne is set to the fastest one (cuttently it is the hybrid engine).
+
 * Run in interactive mode.
 
 ```

data/Rakefile

@@ -1,5 +1,11 @@
 require "bundler/gem_tasks"
 require "rake/testtask"
+require "rake/extensiontask"
+
+Rake::ExtensionTask.new "hruby_sim" do |ext|
+  ext.lib_dir = "lib/hruby_sim"
+end
+
 
 Rake::TestTask.new(:test) do |t|
   t.libs << "test"
@@ -7,4 +13,6 @@ Rake::TestTask.new(:test) do |t|
   t.test_files = FileList['test/**/*_test.rb']
 end
 
+
+
 task :default => :test

data/ext/hruby_sim/extconf.rb

@@ -0,0 +1,13 @@
+require 'mkmf'
+
+append_cppflags(["-DRCSIM"])
+# For debugging RCSIM
+append_cflags(["-g"])
+# append_cflags(["-fsanitize=address"])
+# append_ldflags(["-fsanitize=address"])
+
+abort "missing malloc()" unless have_func "malloc"
+abort "missing free()"   unless have_func "free"
+
+create_header
+create_makefile 'hruby_sim/hruby_sim'