@vessel-dsp/compiler 0.0.0-stage → 0.3.0

package/dist/fixtures/expected.js

@@ -0,0 +1,315 @@
+// Hand-computed expected values.
+//
+// Written down from the circuit, never captured from the implementation. A snapshot
+// of current output only proves the code still does what it did; a divider ratio
+// proves it is right.
+/** Two equal resistors in series: the midpoint sits at half the input. */
+export const dividerGain = 0.5;
+/** R = 10k, C = 10n -> f_c = 1 / (2*pi*R*C). */
+export const rcCornerHz = 1 / (2 * Math.PI * 10_000 * 10e-9);
+/** A first-order low pass is -3 dB at its corner: |H| = 1/sqrt(2). */
+export const rcGainAtCorner = 1 / Math.SQRT2;
+/** A linear pot at position x divides by x. */
+export function potGainAt(position) {
+    return position;
+}
+/**
+ * A 10k series resistor into anti-parallel diodes clips well below the drive level.
+ * Silicon conducts hard by roughly 0.7 V, so a 5 V peak must come out under 1 V.
+ */
+export const clipperCeilingVolts = 1;
+/**
+ * Diode clipper peak voltage knee at 5 V drive with 10 kΩ series resistor.
+ * Shockley equation: I ≈ (5 - 0.55)/10k = 0.445 mA.
+ * V_d = n * V_t * ln(I / I_s) = 1.752 * 0.02585 * ln(0.445e-3 / 2.52e-9) ≈ 0.546 V.
+ */
+export const diodeClipperPeakVolts = 0.546;
+/**
+ * LED clipper peak voltage knee at 5 V drive with 10 kΩ series resistor.
+ * Shockley equation: I ≈ (5 - 1.72)/10k = 0.328 mA.
+ * V_led = n * V_t * ln(I / I_s) = 1.752 * 0.05 * ln(0.328e-3 / 1e-12) ≈ 1.718 V.
+ */
+export const ledClipperPeakVolts = 1.718;
+/** Inverting amplifier: -R_feedback / R_in = -100k / 10k. Magnitude 10. */
+export const invertingGain = 10;
+/**
+ * A 100k rheostat at mid travel on a linear sweep is 50k, so a 100k series feed reads
+ * 50k / (100k + 50k). With a 20k residual minimum the sweep runs 20k..100k, and mid
+ * travel is 60k, giving 60k / 160k.
+ */
+export const rheostatMidGain = 50_000 / 150_000;
+export const rheostatMidGainWithMinimum = 60_000 / 160_000;
+/**
+ * `quietSeedRheostat` at 1 kHz with a 1 V input. The stage is an inverting amplifier whose
+ * feedback is a 100k DC path in parallel with the track: a 10 uF coupling capacitor
+ * (15.915 ohms at 1 kHz), the wiper-adjacent share of the 100k pot, and 30k of series feed
+ * back to the inverting input.
+ *
+ * With the track oriented to its input-adjacent end (the decision this fixture pins), the
+ * wiper-adjacent share is `100k * p` on a linear taper, so the magnitude is
+ * `(100k || (30k + 100k*p + 15.915)) / 10k`:
+ * p = 0.25 -> 3.5490, p = 0.50 -> 4.4449, p = 0.75 -> 5.1223.
+ *
+ * Before 2026-08-25, `vplus` seeded the orientation evidence, so the rail-adjacent end won
+ * and the share was `100k * (1 - p)`: the 0.25 and 0.75 values are mirrored (5.1223 and
+ * 3.5490) while the 0.50 midpoint is identical, which is why the mid-travel value here is an
+ * anchor, not a discriminator, and the pair off centre is what detects the flip.
+ */
+export const quietSeedGainQuarter = 3.549;
+export const quietSeedGainMid = 4.4449;
+export const quietSeedGainThreeQuarter = 5.1223;
+/**
+ * A 10k pot with an audio (logarithmic) taper at half rotation: **exactly** 17.5% of
+ * the track, not approximately.
+ *
+ * `runtime/taper.ts` evaluates `(b^x - 1)/(b - 1)` with base 1089/49, and that base is
+ * not a fitted constant -- it is the value for which that expression is exactly 0.175
+ * at `x = 0.5`, which is the midpoint of the Alpha A-taper maker's bracket (10-25% at
+ * the 150-degree test point; Alpha RV16AF SP16050157 p. 4 section 2.4), metered at
+ * 19-21% across the three pots of specimen RT-301860 on 2026-10-01. The previous base
+ * 81 (the bracket's 10% edge) under-read every audio-taper noon by ~4.4 dB.
+ * `(33/7 - 1)/((33/7)^2 - 1)` = 0.175, and the fixture measures 0.17500000 with no
+ * loading error to absorb.
+ *
+ * Stated as exact on purpose: describing it as "roughly 17%" invites a later tolerance loosening
+ * that this reference does not need, and it is one of the few numbers in this file that is a
+ * closed form rather than a hand-solved approximation.
+ */
+export const logTaperMidGain = 0.175;
+/** Ideal 1:2 step-up: turns ratio Np/Ns = 0.5, so V_secondary = V_primary / 0.5. */
+export const transformerStepUpGain = 2;
+/** Ideal 2:1 step-down: turns ratio Np/Ns = 2.0, so V_secondary = V_primary / 2.0. */
+export const transformerStepDownGain = 0.5;
+/**
+ * The peak amplitude a winding stated as `volts` RMS is driven at. The source states RMS by
+ * this project's convention and `device-laws.ts` converts once, so a driven winding's stamp
+ * carries peak -- the same reading `ac-source`'s own `amplitudeVolts` has.
+ */
+export const drivenWindingPeak = (rmsVolts) => rmsVolts * Math.SQRT2;
+/** `twoWindingVoltageDerivedTransformer`: a 6 V RMS filament winding. */
+export const twoWindingVoltageDerivedRms = 6;
+/**
+ * `centerTappedVoltageDerivedTransformer`: a `20-0-20` winding, so **20 V RMS across each
+ * half**, not 40 across the pair. The typed 20 V already is the per-half voltage, the same
+ * convention `fender-5e3-deluxe-tweed`'s `Derivation` states for its own HV winding, and
+ * doubling it would be the silent-truncation failure this work has already been bitten by.
+ */
+export const centerTappedVoltageDerivedRmsPerHalf = 20;
+/**
+ * `powerTransformerVoltageDerived`: three windings off one core at three different voltages,
+ * which is exactly what no single `Ratio` can express.
+ */
+export const powerTransformerHvRmsPerHalf = 250;
+export const powerTransformerRectifierHeaterRms = 5;
+export const powerTransformerFilamentRms = 10;
+/**
+ * `reverbTankInputOutputTransformer`: `n = sqrt(Zinput / Zoutput) = sqrt(8 / 2250)`, the same
+ * `parametersFor` arithmetic `tappedPrimaryOutputTransformer` already exercises via
+ * `PrimaryImpedance`/`SecondaryImpedance` -- `InputImpedance`/`OutputImpedance` is the reverb-tank
+ * spelling of the same two properties, and `input_hot`/`input_return`/`output_hot`/`output_return`
+ * (added to `transformerTerminalRoles` 2026-08-14) is the terminal-side half of that same synonym.
+ */
+export const reverbTankInputOutputRatio = Math.sqrt(8 / 2250);
+/**
+ * JFET source follower, hand-solved. With Vto = -2 V and beta = 1e-3, the quiescent
+ * source voltage solves Vs / 2200 = beta * (2 - Vs)^2, giving Vs ~ 1.247 V and
+ * Id ~ 0.567 mA. Then gm = 2 * beta * (2 - Vs) ~ 1.506 mS and the follower's gain is
+ * gm * Rs / (1 + gm * Rs) ~ 0.77.
+ */
+export const jfetFollowerGain = 0.77;
+/** RL low pass: f_c = R / (2*pi*L), with R = 10k and L = 1 H. */
+export const rlCornerHz = 10_000 / (2 * Math.PI * 1);
+/**
+ * MOSFET source follower, hand-solved the same way as the JFET but with an
+ * enhancement threshold of +2 V and a 4.5 V gate bias. Vs solves
+ * 2.2 * (2.5 - Vs)^2 = Vs, giving Vs ~ 1.633 V, so gm = 2 * beta * (2.5 - Vs)
+ * ~ 1.734 mS and the follower gain gm * Rs / (1 + gm * Rs) ~ 0.79.
+ */
+export const mosfetFollowerGain = 0.79;
+/**
+ * The common-emitter BJT stage mid-band AC gain and operating point.
+ *
+ * 9 V rail, RB1=100k, RB2=22k divider, RC=4.7k, RE=1k into 1M load.
+ * Vth = 9 * 22 / 122 = 1.623 V, Rth = 100k || 22k = 18.03k.
+ * With Vbe ~ 0.68 V and beta ~ 100:
+ *   Ib ~ (1.623 - 0.68) / (18.03k + 101 * 1k) ~ 7.92 uA
+ *   Ie ~ 101 * Ib ~ 0.80 mA
+ *   re = Vt / Ie ~ 25.85 mV / 0.80 mA ~ 32.3 ohm
+ *   Rc || Rload = 4.7k || 1M = 4.678k
+ * Small-signal AC voltage gain: |Av| = (Rc || Rload) / (RE + re) ~ 4.678k / 1032.3 = 4.532 V/V.
+ */
+export const commonEmitterGain = 4.532;
+/**
+ * The 5F1's V1A stage operating point, from `whole-amp-5f1`.
+ *
+ * A 12AX7 with a 1.5k cathode resistor and a 100k plate load on a 250 V rail. The three
+ * numbers are self-consistent and hand-checkable independently of the experiment, which is
+ * what makes them an oracle rather than a snapshot: `Ip = Vk / Rk = 1.251 / 1500 = 0.834 mA`,
+ * and `Vp = 250 - Ip * 100k = 166.6 V`. Any two of them plus Koren's law fix the third.
+ */
+export const triodeStageCathodeVolts = 1.251;
+export const triodeStagePlateVolts = 166.6;
+/**
+ * `hybridDelayPedal`'s end-to-end gain: two passive dividers the `coupled` port's boundary
+ * stamps create, with nothing from the macro's own core -- a delay cannot change a steady
+ * sine's amplitude, only its phase, so the whole gain is electrical.
+ *
+ * Input: R_IN (10k) into R_IN_SHUNT (10k) *parallel with* the macro's declared input
+ * impedance (`fixtureRegistry`'s `audioPortImpedanceOhms.input`, 47k) -- the `conductance`
+ * stamp `couple.ts` adds to the driver region, and the number that proves the coupled port is
+ * really loading it: without that stamp this divider would be the bare 10k/10k half gate 1a's
+ * own README already established, not this smaller one.
+ *
+ * Output: the macro's declared output impedance (1k) in series with R_OUT (10k), dividing
+ * against R_OUT_LOAD (1meg).
+ */
+const hybridDelayInputLoadOhms = 1 / (1 / 10_000 + 1 / 47_000);
+export const hybridDelayInputGain = hybridDelayInputLoadOhms / (10_000 + hybridDelayInputLoadOhms);
+export const hybridDelayOutputGain = 1_000_000 / (1_000_000 + 1_000 + 10_000);
+export const hybridDelayPedalGain = hybridDelayInputGain * hybridDelayOutputGain;
+export const hybridDelayLoadedOutputGain = hybridDelayInputGain * (10_000 / (10_000 + 1_000 + 10_000));
+/**
+ * Expected values for physical BBD stamps (MN3007/MN3207 family).
+ *
+ * Modeled output impedance is 400 Ohms.
+ * - Driving 10k load: divider is 10k / (10k + 400) = 10000 / 10400 ~ 0.961538.
+ * - Driving 400 Ohm matched load: divider is 400 / (400 + 400) = 0.500000.
+ *
+ * Forward VGG clipping with 0.6V threshold:
+ * - N-channel at +5V drive: (5.0 - 0.6) * (10000 / 10400) ~ 4.230769 V.
+ * - N-channel at +5V drive with matched 400 Ohm load: (5.0 - 0.6) * 0.5 = 2.20 V.
+ * - P-channel at -5V drive: (-5.0 + 0.6) * (10000 / 10400) ~ -4.230769 V.
+ */
+export const bbdStampOutputGain10k = 10_000 / (10_000 + 400);
+export const bbdStampOutputGainMatched = 400 / (400 + 400);
+export const bbdStampNChannelPeakVolts = (5.0 - 0.6) * bbdStampOutputGain10k;
+export const bbdStampNChannelMatchedLoadPeakVolts = (5.0 - 0.6) * bbdStampOutputGainMatched;
+export const bbdStampPChannelPeakVolts = (-5.0 + 0.6) * bbdStampOutputGain10k;
+/**
+ * The unloaded input divider `hybridDelayInputGain` is NOT: R_IN (10k) into R_IN_SHUNT (10k)
+ * alone, ignoring the macro's input impedance entirely. The gap between this and the measured
+ * gain is what a missing `coupled` port would look like -- silent under-loading, the same
+ * class of error as a single-sample port the architecture already forbids.
+ */
+export const hybridDelayUnloadedInputGain = 10_000 / (10_000 + 10_000);
+/**
+ * `ne570Expander`'s gain, from the datasheet's own closed form rather than from our
+ * output: onsemi NE570/D Rev. 4, Figure 6.
+ *
+ *   GAIN = 2 * R3 * VIN(avg) / (R1 * R2 * IB)
+ *
+ * with the five internal values Figure 5 draws (R1 10k, R2 20k, R3 20k, IB 140 uA). The
+ * three-way cross-check that this reading of the datasheet is right: the same numbers put
+ * unity gain at VIN(avg) = 0.7 V, which is 0 dBm -- the reference level a telephone-system
+ * compandor is specified at, and the level Figure 6's own text describes as nominal.
+ *
+ * `VIN(avg)` is the **full-wave average** of the input, so for a sine of amplitude A it is
+ * `2A/pi`, not A and not A/sqrt(2). Getting this wrong is a 1.11x error that would sit
+ * just inside a loose tolerance, which is why it is spelled out.
+ */
+const ne570R1 = 10_000;
+const ne570R2 = 20_000;
+const ne570R3 = 20_000;
+const ne570IBias = 140e-6;
+export const ne570ExpanderGainAt = (amplitudeVolts) => (2 * ne570R3 * ((2 * amplitudeVolts) / Math.PI)) /
+    (ne570R1 * ne570R2 * ne570IBias);
+/**
+ * `ne570Expander`'s quiescent output, which the datasheet states outright: "The output of
+ * the expander will bias up to VOUT_DC = (1 + R3/R4) * VREF ... The output will bias to
+ * 3.0 V when the internal resistors are used."
+ *
+ * This is the number that fixes the *topology* rather than the gain. It is the
+ * non-inverting-amplifier form, so it only comes out at 3.0 V with R4 returned to
+ * **ground**; returned to VREF instead, R4 would carry no current and the output would
+ * sit at VREF's own 1.8 V. A 1.2 V discrepancy is what a mis-referenced R4 looks like.
+ */
+export const ne570ExpanderBiasVolts = 3.0;
+/** `ne570Compressor`'s external network, and the two internal values its DC bias needs. */
+const ne570CompressorRin = 20_000;
+const ne570CompressorRfb = 36_000;
+const ne570Vref = 1.8;
+const ne570R4 = 30_000;
+/**
+ * `ne570Compressor`'s output level for a sine of `amplitudeVolts`, and the only assertion in
+ * this file that pins the gain cell's **direction** rather than its magnitude.
+ *
+ * The expander cannot pin it. Its cell is outside the op amp's loop, so reversing the cell's
+ * current inverts that fixture's output and changes nothing measurable: `ne570ExpanderGainAt`
+ * is a magnitude, `ne570ExpanderBiasVolts` comes from R3/R4 with the cell carrying no DC, and
+ * the harness reads half peak-to-peak. Figure 7 puts the cell inside the loop, driven from the
+ * output, and the direction becomes the whole behaviour.
+ *
+ * KCL at the summing node, which the op amp holds at VREF:
+ *
+ *   A_out * (1/Rfb + k * A_out) = A_in / (Rin + R3),   k = 4 / (pi * R1 * R2 * IB)
+ *
+ * `k` is the cell's conductance per volt of output, and it is the expander's own closed form
+ * rearranged -- `ne570ExpanderGainAt(A) = R3 * k * A` -- so both fixtures are checked against
+ * one reading of the datasheet, not two. The `4/pi` is `2 * (2/pi)`: the factor of two Figure 9
+ * states for the mirrored rectifier current, times the full-wave average of a sine.
+ *
+ * Solving the quadratic gives the level below. Two properties make it the right assertion:
+ * it is external to our output, and it separates the signs by a factor of fourteen at unit
+ * drive (0.4965 against a measured 6.8 with the current delivered the wrong way). A
+ * monotonic-compression check would not separate them at all -- **both** signs produce gain
+ * that falls with level, one of them by walking away from a pole at `gCell = 1/Rfb`.
+ */
+export const ne570CompressorOutputAt = (amplitudeVolts) => {
+    const k = 4 / (Math.PI * ne570R1 * ne570R2 * ne570IBias);
+    const g = 1 / ne570CompressorRfb;
+    return ((-g +
+        Math.sqrt(g * g +
+            (4 * k * amplitudeVolts) / (ne570CompressorRin + ne570R3))) /
+        (2 * k));
+};
+/**
+ * `ne570Compressor`'s quiescent output: `VREF + Rfb * (VREF / R4)` = 3.96 V.
+ *
+ * Figure 7 takes pin 6 away for the signal input, so the internal R3 no longer closes the DC
+ * loop and the external leg does. That makes the bias a different arithmetic from the
+ * expander's stated `(1 + R3/R4) * VREF`, and checking it is what proves the fixture wired
+ * Figure 7 rather than a mis-drawn Figure 6: R4's 60 uA has to return through Rfb, and only
+ * through Rfb.
+ */
+export const ne570CompressorBiasVolts = ne570Vref + (ne570CompressorRfb * ne570Vref) / ne570R4;
+/**
+ * Optocoupler attenuator small-signal AC gain.
+ *
+ * Series resistor R1=10k, shunt LDR to ground.
+ * - Dark (LED = 0V): Rldr = 10M, gain = 10M / (10k + 10M) ~ 0.9990.
+ * - Illuminated (LED = 2V): Rldr = 100, gain = 100 / (10k + 100) ~ 0.00990.
+ */
+export const optocouplerDarkGain = 0.999;
+export const optocouplerIlluminatedGain = 0.0099;
+/**
+ * `pentodeGainStage`'s operating point under the generic pentode law (`GENERIC_PENTODE`:
+ * mu 8, kg1 1534, kp 72, kvb 38, ex 1.34, no screen current), hand-solved independently of
+ * the runtime's Newton loop by bisection on the cathode voltage.
+ *
+ * Grid at 0 V DC (1M leak), Rk = 470, Rp = 2.2k to a 250 V rail, screen at the rail.
+ *   E1 = (Vsk/kp) ln(1 + exp(kp (1/mu + Vgk / sqrt(kvb + Vsk^2)))),  Vgk = -Vk,  Vsk = 250 - Vk
+ *   Ip = (2/kg1) E1^ex atan(Vpk/kvb),  Vpk = Vp - Vk,  Vp = 250 - Ip Rp
+ * closes at Vk = 18.626 V, Ip = 39.63 mA, Vp = 162.8 V. The three are self-consistent the way
+ * the triode's are: `Vk / Rk = 39.63 mA = (250 - Vp) / Rp`, so any two fix the third.
+ */
+export const pentodeStageCathodeVolts = 18.63;
+export const pentodeStagePlateVolts = 162.8;
+/** RL high pass: series 10k into a 1 H shunt. Same corner as `rlCornerHz`; passes nothing at DC. */
+export const rlHighPassGainAtDecadeBelow = 1 / Math.sqrt(1 + 100);
+export const rlHighPassGainAtDecadeAbove = 1 / Math.sqrt(1 + 0.01);
+/** `selectorThreeWay`: each throw is a series resistor into a 1k load. */
+export const selectorThreeWayGains = {
+    low: 1_000 / (1_000 + 1_000),
+    mid: 1_000 / (3_000 + 1_000),
+    high: 1_000 / (9_000 + 1_000),
+};
+/**
+ * `linearVcaCell` hand-computed voltage gains (Vout/Vin): the input divider
+ * (100 ohm virtual ground against Rin 10k) times the input conductance times
+ * the Ro load times the control gain Vc / 1 V, halved once for the cell's
+ * 1/2 current ratio (datasheet 0 dB condition: unity iff Vc = Vref and
+ * Ro = 2*Ri).
+ */
+export const linearVcaGainFull = ((100 / 10100) * 0.01 * 22000 * 1) / 2;
+export const linearVcaGainHalf = ((100 / 10100) * 0.01 * 22000 * 0.5) / 2;
+//# sourceMappingURL=expected.js.map

package/dist/fixtures/expected.js.map

@@ -0,0 +1 @@
+{"version":3,"file":"expected.js","sourceRoot":"","sources":["../../src/fixtures/expected.ts"],"names":[],"mappings":"AAAA,iCAAiC;AACjC,EAAE;AACF,oFAAoF;AACpF,iFAAiF;AACjF,sBAAsB;AAEtB,0EAA0E;AAC1E,MAAM,CAAC,MAAM,WAAW,GAAG,GAAG,CAAC;AAE/B,gDAAgD;AAChD,MAAM,CAAC,MAAM,UAAU,GAAG,CAAC,GAAG,CAAC,CAAC,GAAG,IAAI,CAAC,EAAE,GAAG,MAAM,GAAG,KAAK,CAAC,CAAC;AAE7D,sEAAsE;AACtE,MAAM,CAAC,MAAM,cAAc,GAAG,CAAC,GAAG,IAAI,CAAC,KAAK,CAAC;AAE7C,+CAA+C;AAC/C,MAAM,UAAU,SAAS,CAAC,QAAgB;IACzC,OAAO,QAAQ,CAAC;AACjB,CAAC;AAED;;;GAGG;AACH,MAAM,CAAC,MAAM,mBAAmB,GAAG,CAAC,CAAC;AAErC;;;;GAIG;AACH,MAAM,CAAC,MAAM,qBAAqB,GAAG,KAAK,CAAC;AAE3C;;;;GAIG;AACH,MAAM,CAAC,MAAM,mBAAmB,GAAG,KAAK,CAAC;AAEzC,2EAA2E;AAC3E,MAAM,CAAC,MAAM,aAAa,GAAG,EAAE,CAAC;AAEhC;;;;GAIG;AACH,MAAM,CAAC,MAAM,eAAe,GAAG,MAAM,GAAG,OAAO,CAAC;AAChD,MAAM,CAAC,MAAM,0BAA0B,GAAG,MAAM,GAAG,OAAO,CAAC;AAE3D;;;;;;;;;;;;;;;GAeG;AACH,MAAM,CAAC,MAAM,oBAAoB,GAAG,KAAK,CAAC;AAC1C,MAAM,CAAC,MAAM,gBAAgB,GAAG,MAAM,CAAC;AACvC,MAAM,CAAC,MAAM,yBAAyB,GAAG,MAAM,CAAC;AAEhD;;;;;;;;;;;;;;;;GAgBG;AACH,MAAM,CAAC,MAAM,eAAe,GAAG,KAAK,CAAC;AAErC,oFAAoF;AACpF,MAAM,CAAC,MAAM,qBAAqB,GAAG,CAAC,CAAC;AAEvC,sFAAsF;AACtF,MAAM,CAAC,MAAM,uBAAuB,GAAG,GAAG,CAAC;AAE3C;;;;GAIG;AACH,MAAM,CAAC,MAAM,iBAAiB,GAAG,CAAC,QAAgB,EAAU,EAAE,CAC7D,QAAQ,GAAG,IAAI,CAAC,KAAK,CAAC;AAEvB,yEAAyE;AACzE,MAAM,CAAC,MAAM,2BAA2B,GAAG,CAAC,CAAC;AAE7C;;;;;GAKG;AACH,MAAM,CAAC,MAAM,oCAAoC,GAAG,EAAE,CAAC;AAEvD;;;GAGG;AACH,MAAM,CAAC,MAAM,4BAA4B,GAAG,GAAG,CAAC;AAChD,MAAM,CAAC,MAAM,kCAAkC,GAAG,CAAC,CAAC;AACpD,MAAM,CAAC,MAAM,2BAA2B,GAAG,EAAE,CAAC;AAE9C;;;;;;GAMG;AACH,MAAM,CAAC,MAAM,0BAA0B,GAAG,IAAI,CAAC,IAAI,CAAC,CAAC,GAAG,IAAI,CAAC,CAAC;AAE9D;;;;;GAKG;AACH,MAAM,CAAC,MAAM,gBAAgB,GAAG,IAAI,CAAC;AAErC,iEAAiE;AACjE,MAAM,CAAC,MAAM,UAAU,GAAG,MAAM,GAAG,CAAC,CAAC,GAAG,IAAI,CAAC,EAAE,GAAG,CAAC,CAAC,CAAC;AAErD;;;;;GAKG;AACH,MAAM,CAAC,MAAM,kBAAkB,GAAG,IAAI,CAAC;AAEvC;;;;;;;;;;;GAWG;AACH,MAAM,CAAC,MAAM,iBAAiB,GAAG,KAAK,CAAC;AAEvC;;;;;;;GAOG;AACH,MAAM,CAAC,MAAM,uBAAuB,GAAG,KAAK,CAAC;AAC7C,MAAM,CAAC,MAAM,qBAAqB,GAAG,KAAK,CAAC;AAE3C;;;;;;;;;;;;;GAaG;AACH,MAAM,wBAAwB,GAAG,CAAC,GAAG,CAAC,CAAC,GAAG,MAAM,GAAG,CAAC,GAAG,MAAM,CAAC,CAAC;AAC/D,MAAM,CAAC,MAAM,oBAAoB,GAChC,wBAAwB,GAAG,CAAC,MAAM,GAAG,wBAAwB,CAAC,CAAC;AAChE,MAAM,CAAC,MAAM,qBAAqB,GAAG,SAAS,GAAG,CAAC,SAAS,GAAG,KAAK,GAAG,MAAM,CAAC,CAAC;AAC9E,MAAM,CAAC,MAAM,oBAAoB,GAChC,oBAAoB,GAAG,qBAAqB,CAAC;AAC9C,MAAM,CAAC,MAAM,2BAA2B,GACvC,oBAAoB,GAAG,CAAC,MAAM,GAAG,CAAC,MAAM,GAAG,KAAK,GAAG,MAAM,CAAC,CAAC,CAAC;AAE7D;;;;;;;;;;;GAWG;AACH,MAAM,CAAC,MAAM,qBAAqB,GAAG,MAAM,GAAG,CAAC,MAAM,GAAG,GAAG,CAAC,CAAC;AAC7D,MAAM,CAAC,MAAM,yBAAyB,GAAG,GAAG,GAAG,CAAC,GAAG,GAAG,GAAG,CAAC,CAAC;AAC3D,MAAM,CAAC,MAAM,yBAAyB,GAAG,CAAC,GAAG,GAAG,GAAG,CAAC,GAAG,qBAAqB,CAAC;AAC7E,MAAM,CAAC,MAAM,oCAAoC,GAChD,CAAC,GAAG,GAAG,GAAG,CAAC,GAAG,yBAAyB,CAAC;AACzC,MAAM,CAAC,MAAM,yBAAyB,GAAG,CAAC,CAAC,GAAG,GAAG,GAAG,CAAC,GAAG,qBAAqB,CAAC;AAE9E;;;;;GAKG;AACH,MAAM,CAAC,MAAM,4BAA4B,GAAG,MAAM,GAAG,CAAC,MAAM,GAAG,MAAM,CAAC,CAAC;AAEvE;;;;;;;;;;;;;;GAcG;AACH,MAAM,OAAO,GAAG,MAAM,CAAC;AACvB,MAAM,OAAO,GAAG,MAAM,CAAC;AACvB,MAAM,OAAO,GAAG,MAAM,CAAC;AACvB,MAAM,UAAU,GAAG,MAAM,CAAC;AAC1B,MAAM,CAAC,MAAM,mBAAmB,GAAG,CAAC,cAAsB,EAAU,EAAE,CACrE,CAAC,CAAC,GAAG,OAAO,GAAG,CAAC,CAAC,CAAC,GAAG,cAAc,CAAC,GAAG,IAAI,CAAC,EAAE,CAAC,CAAC;IAChD,CAAC,OAAO,GAAG,OAAO,GAAG,UAAU,CAAC,CAAC;AAElC;;;;;;;;;GASG;AACH,MAAM,CAAC,MAAM,sBAAsB,GAAG,GAAG,CAAC;AAE1C,2FAA2F;AAC3F,MAAM,kBAAkB,GAAG,MAAM,CAAC;AAClC,MAAM,kBAAkB,GAAG,MAAM,CAAC;AAClC,MAAM,SAAS,GAAG,GAAG,CAAC;AACtB,MAAM,OAAO,GAAG,MAAM,CAAC;AAEvB;;;;;;;;;;;;;;;;;;;;;;;;GAwBG;AACH,MAAM,CAAC,MAAM,uBAAuB,GAAG,CAAC,cAAsB,EAAU,EAAE;IACzE,MAAM,CAAC,GAAG,CAAC,GAAG,CAAC,IAAI,CAAC,EAAE,GAAG,OAAO,GAAG,OAAO,GAAG,UAAU,CAAC,CAAC;IACzD,MAAM,CAAC,GAAG,CAAC,GAAG,kBAAkB,CAAC;IACjC,OAAO,CACN,CAAC,CAAC,CAAC;QACF,IAAI,CAAC,IAAI,CACR,CAAC,GAAG,CAAC;YACJ,CAAC,CAAC,GAAG,CAAC,GAAG,cAAc,CAAC,GAAG,CAAC,kBAAkB,GAAG,OAAO,CAAC,CAC1D,CAAC;QACH,CAAC,CAAC,GAAG,CAAC,CAAC,CACP,CAAC;AACH,CAAC,CAAC;AAEF;;;;;;;;GAQG;AACH,MAAM,CAAC,MAAM,wBAAwB,GACpC,SAAS,GAAG,CAAC,kBAAkB,GAAG,SAAS,CAAC,GAAG,OAAO,CAAC;AAExD;;;;;;GAMG;AACH,MAAM,CAAC,MAAM,mBAAmB,GAAG,KAAK,CAAC;AACzC,MAAM,CAAC,MAAM,0BAA0B,GAAG,MAAM,CAAC;AAEjD;;;;;;;;;;GAUG;AACH,MAAM,CAAC,MAAM,wBAAwB,GAAG,KAAK,CAAC;AAC9C,MAAM,CAAC,MAAM,sBAAsB,GAAG,KAAK,CAAC;AAE5C,oGAAoG;AACpG,MAAM,CAAC,MAAM,2BAA2B,GAAG,CAAC,GAAG,IAAI,CAAC,IAAI,CAAC,CAAC,GAAG,GAAG,CAAC,CAAC;AAClE,MAAM,CAAC,MAAM,2BAA2B,GAAG,CAAC,GAAG,IAAI,CAAC,IAAI,CAAC,CAAC,GAAG,IAAI,CAAC,CAAC;AAEnE,0EAA0E;AAC1E,MAAM,CAAC,MAAM,qBAAqB,GAAG;IACpC,GAAG,EAAE,KAAK,GAAG,CAAC,KAAK,GAAG,KAAK,CAAC;IAC5B,GAAG,EAAE,KAAK,GAAG,CAAC,KAAK,GAAG,KAAK,CAAC;IAC5B,IAAI,EAAE,KAAK,GAAG,CAAC,KAAK,GAAG,KAAK,CAAC;CACpB,CAAC;AAEX;;;;;;GAMG;AACH,MAAM,CAAC,MAAM,iBAAiB,GAAG,CAAC,CAAC,GAAG,GAAG,KAAK,CAAC,GAAG,IAAI,GAAG,KAAK,GAAG,CAAC,CAAC,GAAG,CAAC,CAAC;AACxE,MAAM,CAAC,MAAM,iBAAiB,GAAG,CAAC,CAAC,GAAG,GAAG,KAAK,CAAC,GAAG,IAAI,GAAG,KAAK,GAAG,GAAG,CAAC,GAAG,CAAC,CAAC"}

package/dist/fixtures/index.d.ts

@@ -0,0 +1,4 @@
+export * from "./circuits";
+export * from "./expected";
+export * from "./registry";
+//# sourceMappingURL=index.d.ts.map

package/dist/fixtures/index.d.ts.map

@@ -0,0 +1 @@
+{"version":3,"file":"index.d.ts","sourceRoot":"","sources":["../../src/fixtures/index.ts"],"names":[],"mappings":"AAIA,cAAc,YAAY,CAAC;AAC3B,cAAc,YAAY,CAAC;AAC3B,cAAc,YAAY,CAAC"}

package/dist/fixtures/index.js

@@ -0,0 +1,8 @@
+// Synthetic circuits with hand-computed expectations: the compiler's and runtime's test
+// inputs, and the known-answer controls the parity instruments render. Shipped as a
+// subpath because an instrument's control must be a circuit whose answer is known
+// independently of the instrument, and these are the only such circuits.
+export * from "./circuits.js";
+export * from "./expected.js";
+export * from "./registry.js";
+//# sourceMappingURL=index.js.map

package/dist/fixtures/index.js.map

@@ -0,0 +1 @@
+{"version":3,"file":"index.js","sourceRoot":"","sources":["../../src/fixtures/index.ts"],"names":[],"mappings":"AAAA,wFAAwF;AACxF,oFAAoF;AACpF,kFAAkF;AAClF,yEAAyE;AACzE,cAAc,YAAY,CAAC;AAC3B,cAAc,YAAY,CAAC;AAC3B,cAAc,YAAY,CAAC"}

package/dist/fixtures/registry.d.ts

@@ -0,0 +1,52 @@
+import type { PartRegistry } from "../registry";
+/** Knows one macro model, by exact part id, declared type, and pinout. */
+export declare const fixtureRegistry: PartRegistry;
+/**
+ * The same part, declaring a DSP algorithm no runtime implements.
+ *
+ * The negative control for the model lockout, and it is the whole point of that lockout: a
+ * compander is a real thing a real chip in a real pedal does, it is not a delay line, and
+ * before `modelId` was dispatched on at all it would have *executed* as one -- plausible,
+ * silent and completely wrong. Only the `modelId` differs from `fixtureRegistry`, so a program
+ * built from this is identical in every other respect -- same pinout, same ports, same
+ * schedule, same stamps -- and whatever refuses it can only be refusing the model.
+ */
+export declare const unimplementedMacroRegistry: PartRegistry;
+/**
+ * The fixture part as the `digital-delay-line` model, with feedback regeneration.
+ *
+ * The positive control for the runtime's dispatch: same identity, same ports, same schedule as
+ * `fixtureRegistry` above, differing only in the algorithm name and the one parameter that model
+ * carries (`feedback`). A `digital-delay-line` that rendered as a plain delay would be the
+ * same plausible-wrong-pedal defect the `compander` lockout above pins, so this is the case that
+ * must regenerate.
+ */
+export declare const digitalDelayLineRegistry: PartRegistry;
+/** The `digital-delay-line` model with no regeneration: the plain-delay negative control. */
+export declare const digitalDelayLineDryRegistry: PartRegistry;
+/**
+ * Mock ICs for the parity gate (`scripts/report-fixture-spice-parity.ts`).
+ *
+ * Every chip in the corpus carrying a law that gate cannot reach is a `macro`: a BBD, a delay
+ * memory, a compandor. A macro is lifted out of the solver and executed as DSP, so ngspice has
+ * no circuit to compare against one and no fixture can change that. `sections` is the other
+ * thing a registry can say -- the chip expands into ordinary device laws that stay in the
+ * matrix -- and that is the path most of the corpus's registry-expanded devices actually take.
+ * These entries exist so that path has fixtures.
+ *
+ * Fictional part numbers, like every entry in this file. The *laws* are real: a mock law would
+ * mean the gate graded behaviour no pedal runs.
+ */
+export declare const sectionsRegistry: PartRegistry;
+/** Knows one part as a lumped law rather than a macro model. */
+export declare const resistiveChipRegistry: PartRegistry;
+/**
+ * Knows one multi-section part: a fictional dual op-amp on eight pins.
+ *
+ * The shape real dual op-amps take, without a real part number. Sections index the device's own
+ * terminals, so pins 4 and 7 -- the supply pins -- appear in no section and contribute nothing,
+ * which is correct: an `ideal-opamp` resolves its rails from the circuit's supply set rather than
+ * from its own pins.
+ */
+export declare const dualOpampRegistry: PartRegistry;
+//# sourceMappingURL=registry.d.ts.map

package/dist/fixtures/registry.d.ts.map

@@ -0,0 +1 @@
+{"version":3,"file":"registry.d.ts","sourceRoot":"","sources":["../../src/fixtures/registry.ts"],"names":[],"mappings":"AAcA,OAAO,KAAK,EAA6B,YAAY,EAAE,MAAM,aAAa,CAAC;AA8B3E,0EAA0E;AAC1E,eAAO,MAAM,eAAe,EAAE,YAO7B,CAAC;AAEF;;;;;;;;;GASG;AACH,eAAO,MAAM,0BAA0B,EAAE,YAUxC,CAAC;AAEF;;;;;;;;GAQG;AACH,eAAO,MAAM,wBAAwB,EAAE,YActC,CAAC;AAEF,6FAA6F;AAC7F,eAAO,MAAM,2BAA2B,EAAE,YAczC,CAAC;AAEF;;;;;;;;;;;;GAYG;AACH,eAAO,MAAM,gBAAgB,EAAE,YA4J9B,CAAC;AAEF,gEAAgE;AAChE,eAAO,MAAM,qBAAqB,EAAE,YASnC,CAAC;AAEF;;;;;;;GAOG;AACH,eAAO,MAAM,iBAAiB,EAAE,YAyC/B,CAAC"}