@tscircuit/schematic-trace-solver 0.0.121 → 0.0.123
This diff represents the content of publicly available package versions that have been released to one of the supported registries. The information contained in this diff is provided for informational purposes only and reflects changes between package versions as they appear in their respective public registries.
- package/dist/index.d.ts +10 -3
- package/dist/index.js +247 -31
- package/lib/solvers/RailNetLabelCornerPlacementSolver/RailNetLabelCornerPlacementSolver.ts +223 -21
- package/lib/solvers/RailNetLabelCornerPlacementSolver/types.ts +3 -3
- package/lib/solvers/SameNetJunctionAlignmentSolver/alignSameNetJunctions.ts +50 -5
- package/lib/solvers/SameNetJunctionAlignmentSolver/pathIntersectsAnyNetLabel.ts +29 -0
- package/lib/solvers/SchematicTracePipelineSolver/SchematicTracePipelineSolver.ts +34 -9
- package/package.json +1 -1
- package/site/bug-reports/bug-report-20260804T095800Z.page.tsx +4 -0
- package/site/bug-reports/bug-report-20260804T171919Z.page.tsx +4 -0
- package/site/bug-reports/bug-report-20260804T225912Z.page.tsx +4 -0
- package/tests/bug-reports/bug-report-20260706T213649Z/__snapshots__/bug-report-20260706T213649Z.snap.svg +4 -4
- package/tests/bug-reports/bug-report-20260706T220324Z/__snapshots__/bug-report-20260706T220324Z.snap.svg +5 -5
- package/tests/bug-reports/bug-report-20260717T042845Z/__snapshots__/bug-report-20260717T042845Z.snap.svg +12 -12
- package/tests/bug-reports/bug-report-20260721T221026Z/__snapshots__/bug-report-20260721T221026Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260728T144234Z/__snapshots__/bug-report-20260728T144234Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260804T095800Z/__snapshots__/bug-report-20260804T095800Z.snap.svg +135 -0
- package/tests/bug-reports/bug-report-20260804T095800Z/bug-report-20260804T095800Z.json +634 -0
- package/tests/bug-reports/bug-report-20260804T095800Z/bug-report-20260804T095800Z.test.ts +12 -0
- package/tests/bug-reports/bug-report-20260804T171919Z/__snapshots__/bug-report-20260804T171919Z.snap.svg +355 -0
- package/tests/bug-reports/bug-report-20260804T171919Z/bug-report-20260804T171919Z.json +1775 -0
- package/tests/bug-reports/bug-report-20260804T171919Z/bug-report-20260804T171919Z.test.ts +12 -0
- package/tests/bug-reports/bug-report-20260804T225912Z/__snapshots__/bug-report-20260804T225912Z.snap.svg +60 -0
- package/tests/bug-reports/bug-report-20260804T225912Z/bug-report-20260804T225912Z.json +148 -0
- package/tests/bug-reports/bug-report-20260804T225912Z/bug-report-20260804T225912Z.test.ts +12 -0
- package/tests/examples/__snapshots__/example12.snap.svg +2 -2
- package/tests/examples/__snapshots__/example13.snap.svg +4 -4
- package/tests/examples/__snapshots__/example14.snap.svg +36 -36
- package/tests/examples/__snapshots__/example31.snap.svg +6 -6
- package/tests/examples/__snapshots__/example43.snap.svg +2 -2
- package/tests/examples/__snapshots__/example44.snap.svg +2 -2
- package/tests/repros/__snapshots__/board-15984-same-net-junction.snap.svg +2 -2
- package/tests/repros/__snapshots__/bugreport-001-gnd-overlap.snap.svg +26 -26
- package/tests/repros/__snapshots__/netlabel-connector-through-rail-label.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-atmega328p-fault-pullup.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-atmega328p-missing-gnd-netlabel.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-bq25895-cross-net-trace-overlap.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-missing-trace-netlabel.snap.svg +18 -18
- package/tests/repros/__snapshots__/repro-netlabel-overlap-trace.snap.svg +3 -3
- package/tests/repros/__snapshots__/repro-nrf52810-clock-routing.snap.svg +82 -0
- package/tests/repros/__snapshots__/repro161-power-section-autolayout.snap.svg +112 -0
- package/tests/repros/assets/repro-nrf52810-clock-routing.input.json +234 -0
- package/tests/repros/assets/repro161-power-section-autolayout.input.json +578 -0
- package/tests/repros/repro-bq25895-cross-net-trace-overlap.test.ts +13 -0
- package/tests/repros/repro-missing-trace-netlabel.test.ts +12 -0
- package/tests/repros/repro-netlabel-overlap-trace.test.ts +38 -0
- package/tests/repros/repro-nrf52810-clock-routing.test.ts +28 -0
- package/tests/repros/repro161-power-section-autolayout.test.ts +34 -0
|
@@ -0,0 +1,234 @@
|
|
|
1
|
+
{
|
|
2
|
+
"chips": [
|
|
3
|
+
{
|
|
4
|
+
"chipId": "schematic_component_30",
|
|
5
|
+
"center": { "x": -7, "y": 5 },
|
|
6
|
+
"width": 3.1999999999999993,
|
|
7
|
+
"height": 0.5999999999999996,
|
|
8
|
+
"pins": [
|
|
9
|
+
{ "pinId": "schematic_port_38", "x": -5.4, "y": 5.1 },
|
|
10
|
+
{ "pinId": "schematic_port_39", "x": -5.4, "y": 4.9 }
|
|
11
|
+
],
|
|
12
|
+
"sectionId": "hf-clock"
|
|
13
|
+
},
|
|
14
|
+
{
|
|
15
|
+
"chipId": "schematic_component_31",
|
|
16
|
+
"center": { "x": -4, "y": 5 },
|
|
17
|
+
"width": 1.08,
|
|
18
|
+
"height": 1.42,
|
|
19
|
+
"pins": [
|
|
20
|
+
{
|
|
21
|
+
"pinId": "schematic_port_40",
|
|
22
|
+
"x": -4,
|
|
23
|
+
"y": 5.71,
|
|
24
|
+
"_facingDirection": "y+"
|
|
25
|
+
},
|
|
26
|
+
{
|
|
27
|
+
"pinId": "schematic_port_41",
|
|
28
|
+
"x": -4.02,
|
|
29
|
+
"y": 4.29,
|
|
30
|
+
"_facingDirection": "y-"
|
|
31
|
+
},
|
|
32
|
+
{
|
|
33
|
+
"pinId": "schematic_port_42",
|
|
34
|
+
"x": -4.54,
|
|
35
|
+
"y": 4.99,
|
|
36
|
+
"_facingDirection": "x-"
|
|
37
|
+
},
|
|
38
|
+
{
|
|
39
|
+
"pinId": "schematic_port_43",
|
|
40
|
+
"x": -3.46,
|
|
41
|
+
"y": 4.99,
|
|
42
|
+
"_facingDirection": "x+"
|
|
43
|
+
}
|
|
44
|
+
],
|
|
45
|
+
"sectionId": "hf-clock"
|
|
46
|
+
},
|
|
47
|
+
{
|
|
48
|
+
"chipId": "schematic_component_32",
|
|
49
|
+
"center": { "x": -4.9275, "y": 3 },
|
|
50
|
+
"width": 1.0450000000000008,
|
|
51
|
+
"height": 0.7600000000000007,
|
|
52
|
+
"pins": [
|
|
53
|
+
{
|
|
54
|
+
"pinId": "schematic_port_175",
|
|
55
|
+
"x": -5,
|
|
56
|
+
"y": 3.3800000000000003,
|
|
57
|
+
"_facingDirection": "y+"
|
|
58
|
+
},
|
|
59
|
+
{
|
|
60
|
+
"pinId": "schematic_port_176",
|
|
61
|
+
"x": -5,
|
|
62
|
+
"y": 2.6199999999999997,
|
|
63
|
+
"_facingDirection": "y-"
|
|
64
|
+
}
|
|
65
|
+
],
|
|
66
|
+
"sectionId": "hf-clock"
|
|
67
|
+
},
|
|
68
|
+
{
|
|
69
|
+
"chipId": "schematic_component_33",
|
|
70
|
+
"center": { "x": -2.9275, "y": 3 },
|
|
71
|
+
"width": 1.0450000000000004,
|
|
72
|
+
"height": 0.7600000000000007,
|
|
73
|
+
"pins": [
|
|
74
|
+
{
|
|
75
|
+
"pinId": "schematic_port_177",
|
|
76
|
+
"x": -3,
|
|
77
|
+
"y": 3.3800000000000003,
|
|
78
|
+
"_facingDirection": "y+"
|
|
79
|
+
},
|
|
80
|
+
{
|
|
81
|
+
"pinId": "schematic_port_178",
|
|
82
|
+
"x": -3,
|
|
83
|
+
"y": 2.6199999999999997,
|
|
84
|
+
"_facingDirection": "y-"
|
|
85
|
+
}
|
|
86
|
+
],
|
|
87
|
+
"sectionId": "hf-clock"
|
|
88
|
+
},
|
|
89
|
+
{
|
|
90
|
+
"chipId": "schematic_component_34",
|
|
91
|
+
"center": { "x": 3, "y": 5 },
|
|
92
|
+
"width": 3.1999999999999993,
|
|
93
|
+
"height": 0.5999999999999996,
|
|
94
|
+
"pins": [
|
|
95
|
+
{ "pinId": "schematic_port_44", "x": 4.6, "y": 5.1 },
|
|
96
|
+
{ "pinId": "schematic_port_45", "x": 4.6, "y": 4.9 }
|
|
97
|
+
],
|
|
98
|
+
"sectionId": "lf-clock"
|
|
99
|
+
},
|
|
100
|
+
{
|
|
101
|
+
"chipId": "schematic_component_35",
|
|
102
|
+
"center": { "x": 6, "y": 5 },
|
|
103
|
+
"width": 1.0999999999999996,
|
|
104
|
+
"height": 0.8499999999999996,
|
|
105
|
+
"pins": [
|
|
106
|
+
{
|
|
107
|
+
"pinId": "schematic_port_46",
|
|
108
|
+
"x": 5.45,
|
|
109
|
+
"y": 5,
|
|
110
|
+
"_facingDirection": "x-"
|
|
111
|
+
},
|
|
112
|
+
{
|
|
113
|
+
"pinId": "schematic_port_47",
|
|
114
|
+
"x": 6.55,
|
|
115
|
+
"y": 5,
|
|
116
|
+
"_facingDirection": "x+"
|
|
117
|
+
}
|
|
118
|
+
],
|
|
119
|
+
"sectionId": "lf-clock"
|
|
120
|
+
},
|
|
121
|
+
{
|
|
122
|
+
"chipId": "schematic_component_36",
|
|
123
|
+
"center": { "x": 5.0725, "y": 3 },
|
|
124
|
+
"width": 1.0450000000000008,
|
|
125
|
+
"height": 0.7600000000000007,
|
|
126
|
+
"pins": [
|
|
127
|
+
{
|
|
128
|
+
"pinId": "schematic_port_181",
|
|
129
|
+
"x": 5,
|
|
130
|
+
"y": 3.3800000000000003,
|
|
131
|
+
"_facingDirection": "y+"
|
|
132
|
+
},
|
|
133
|
+
{
|
|
134
|
+
"pinId": "schematic_port_182",
|
|
135
|
+
"x": 5,
|
|
136
|
+
"y": 2.6199999999999997,
|
|
137
|
+
"_facingDirection": "y-"
|
|
138
|
+
}
|
|
139
|
+
],
|
|
140
|
+
"sectionId": "lf-clock"
|
|
141
|
+
},
|
|
142
|
+
{
|
|
143
|
+
"chipId": "schematic_component_37",
|
|
144
|
+
"center": { "x": 7.0725, "y": 3 },
|
|
145
|
+
"width": 1.0450000000000008,
|
|
146
|
+
"height": 0.7600000000000007,
|
|
147
|
+
"pins": [
|
|
148
|
+
{
|
|
149
|
+
"pinId": "schematic_port_183",
|
|
150
|
+
"x": 7,
|
|
151
|
+
"y": 3.3800000000000003,
|
|
152
|
+
"_facingDirection": "y+"
|
|
153
|
+
},
|
|
154
|
+
{
|
|
155
|
+
"pinId": "schematic_port_184",
|
|
156
|
+
"x": 7,
|
|
157
|
+
"y": 2.6199999999999997,
|
|
158
|
+
"_facingDirection": "y-"
|
|
159
|
+
}
|
|
160
|
+
],
|
|
161
|
+
"sectionId": "lf-clock"
|
|
162
|
+
}
|
|
163
|
+
],
|
|
164
|
+
"directConnections": [
|
|
165
|
+
{
|
|
166
|
+
"netId": ".U1 > .XC1 to .X1 > .XTAL1",
|
|
167
|
+
"pinIds": ["schematic_port_38", "schematic_port_42"]
|
|
168
|
+
},
|
|
169
|
+
{
|
|
170
|
+
"netId": ".U1 > .XC2 to .X1 > .XTAL2",
|
|
171
|
+
"pinIds": ["schematic_port_39", "schematic_port_43"]
|
|
172
|
+
},
|
|
173
|
+
{
|
|
174
|
+
"netId": ".X1 > .XTAL1 to .C1 > .pin1",
|
|
175
|
+
"pinIds": ["schematic_port_42", "schematic_port_175"]
|
|
176
|
+
},
|
|
177
|
+
{
|
|
178
|
+
"netId": ".X1 > .XTAL2 to .C2 > .pin1",
|
|
179
|
+
"pinIds": ["schematic_port_43", "schematic_port_177"]
|
|
180
|
+
},
|
|
181
|
+
{
|
|
182
|
+
"netId": ".U1 > .XL1 to .X2 > .OSC1",
|
|
183
|
+
"pinIds": ["schematic_port_44", "schematic_port_46"]
|
|
184
|
+
},
|
|
185
|
+
{
|
|
186
|
+
"netId": ".U1 > .XL2 to .X2 > .OSC2",
|
|
187
|
+
"pinIds": ["schematic_port_45", "schematic_port_47"]
|
|
188
|
+
},
|
|
189
|
+
{
|
|
190
|
+
"netId": ".X2 > .OSC1 to .C11 > .pin1",
|
|
191
|
+
"pinIds": ["schematic_port_46", "schematic_port_181"]
|
|
192
|
+
},
|
|
193
|
+
{
|
|
194
|
+
"netId": ".X2 > .OSC2 to .C12 > .pin1",
|
|
195
|
+
"pinIds": ["schematic_port_47", "schematic_port_183"]
|
|
196
|
+
}
|
|
197
|
+
],
|
|
198
|
+
"netConnections": [
|
|
199
|
+
{
|
|
200
|
+
"netId": "GND",
|
|
201
|
+
"netLabelWidth": 0.42,
|
|
202
|
+
"netLabelHeight": 0.48,
|
|
203
|
+
"pinIds": [
|
|
204
|
+
"schematic_port_40",
|
|
205
|
+
"schematic_port_41",
|
|
206
|
+
"schematic_port_176",
|
|
207
|
+
"schematic_port_178",
|
|
208
|
+
"schematic_port_182",
|
|
209
|
+
"schematic_port_184"
|
|
210
|
+
]
|
|
211
|
+
}
|
|
212
|
+
],
|
|
213
|
+
"textBoxes": [
|
|
214
|
+
{
|
|
215
|
+
"chipId": "schematic_component_30",
|
|
216
|
+
"center": { "x": -7.539999999999999, "y": 5.43 },
|
|
217
|
+
"width": 1.3200000000000003,
|
|
218
|
+
"height": 0.17999999999999972,
|
|
219
|
+
"text": "U1 HF Clock"
|
|
220
|
+
},
|
|
221
|
+
{
|
|
222
|
+
"chipId": "schematic_component_34",
|
|
223
|
+
"center": { "x": 2.46, "y": 5.43 },
|
|
224
|
+
"width": 1.32,
|
|
225
|
+
"height": 0.17999999999999972,
|
|
226
|
+
"text": "U1 LF Clock"
|
|
227
|
+
}
|
|
228
|
+
],
|
|
229
|
+
"availableNetLabelOrientations": {
|
|
230
|
+
"GND": ["y-"]
|
|
231
|
+
},
|
|
232
|
+
"maxMspPairDistance": 2.4,
|
|
233
|
+
"_hideRatsNet": false
|
|
234
|
+
}
|