@fluffylabs/anan-as 1.2.0-c2b7f5a → 1.2.0-d27ef10
This diff represents the content of publicly available package versions that have been released to one of the supported registries. The information contained in this diff is provided for informational purposes only and reflects changes between package versions as they appear in their respective public registries.
- package/dist/bin/src/trace-replay.js +3 -1
- package/dist/build/compiler-inline.js +1 -1
- package/dist/build/compiler.wasm +0 -0
- package/dist/build/debug-inline.js +1 -1
- package/dist/build/debug-raw-inline.js +1 -1
- package/dist/build/debug-raw.wasm +0 -0
- package/dist/build/debug.wasm +0 -0
- package/dist/build/js/assembly/arguments.js +4 -4
- package/dist/build/js/assembly/instructions/bit.js +22 -22
- package/dist/build/js/assembly/instructions/branch.js +56 -56
- package/dist/build/js/assembly/instructions/jump.js +10 -10
- package/dist/build/js/assembly/instructions/load.js +41 -41
- package/dist/build/js/assembly/instructions/logic.js +20 -20
- package/dist/build/js/assembly/instructions/math.js +105 -105
- package/dist/build/js/assembly/instructions/misc.js +10 -10
- package/dist/build/js/assembly/instructions/mov.js +16 -16
- package/dist/build/js/assembly/instructions/outcome.d.ts +7 -7
- package/dist/build/js/assembly/instructions/outcome.js +63 -36
- package/dist/build/js/assembly/instructions/rot.js +18 -18
- package/dist/build/js/assembly/instructions/set.js +18 -18
- package/dist/build/js/assembly/instructions/shift.js +59 -59
- package/dist/build/js/assembly/instructions/store.js +29 -29
- package/dist/build/js/assembly/instructions/utils.d.ts +6 -4
- package/dist/build/js/assembly/instructions/utils.js +32 -16
- package/dist/build/js/assembly/math.d.ts +6 -8
- package/dist/build/js/assembly/math.js +21 -13
- package/dist/build/js/assembly/memory.js +9 -7
- package/dist/build/js/assembly/program-build.js +4 -4
- package/dist/build/js/assembly/program.js +29 -29
- package/dist/build/js/portable-bundle.js +547 -482
- package/dist/build/release-inline.js +1 -1
- package/dist/build/release-mini-inline.js +1 -1
- package/dist/build/release-mini.wasm +0 -0
- package/dist/build/release-stub-inline.js +1 -1
- package/dist/build/release-stub.wasm +0 -0
- package/dist/build/release.wasm +0 -0
- package/dist/build/test-inline.js +1 -1
- package/dist/build/test.wasm +0 -0
- package/package.json +1 -1
|
@@ -1,225 +1,225 @@
|
|
|
1
1
|
import { portable } from "../portable";
|
|
2
|
-
import {
|
|
3
|
-
import { mulUpperSigned, mulUpperSignedUnsigned, mulUpperUnsigned
|
|
2
|
+
import { OutcomeData } from "./outcome";
|
|
3
|
+
import { Inst, mulUpperSigned, mulUpperSignedUnsigned, mulUpperUnsigned } from "./utils";
|
|
4
4
|
// ADD_IMM_32
|
|
5
5
|
export const add_imm_32 = (r, args, registers) => {
|
|
6
|
-
const a = registers[reg(args.a)];
|
|
7
|
-
const c = u32SignExtend(args.c);
|
|
8
|
-
registers[reg(args.b)] = u32SignExtend(u32(portable.u64_add(a, c)));
|
|
9
|
-
return ok(r);
|
|
6
|
+
const a = registers[Inst.reg(args.a)];
|
|
7
|
+
const c = Inst.u32SignExtend(args.c);
|
|
8
|
+
registers[Inst.reg(args.b)] = Inst.u32SignExtend(u32(portable.u64_add(a, c)));
|
|
9
|
+
return OutcomeData.ok(r);
|
|
10
10
|
};
|
|
11
11
|
// MUL_IMM_32
|
|
12
12
|
export const mul_imm_32 = (r, args, registers) => {
|
|
13
|
-
registers[reg(args.b)] = u32SignExtend(u32(portable.u64_mul(registers[reg(args.a)], u64(args.c))));
|
|
14
|
-
return ok(r);
|
|
13
|
+
registers[Inst.reg(args.b)] = Inst.u32SignExtend(u32(portable.u64_mul(registers[Inst.reg(args.a)], u64(args.c))));
|
|
14
|
+
return OutcomeData.ok(r);
|
|
15
15
|
};
|
|
16
16
|
// NEG_ADD_IMM_32
|
|
17
17
|
export const neg_add_imm_32 = (r, args, registers) => {
|
|
18
|
-
const sum = portable.u64_sub(u64(args.c) | u64(4294967296), registers[reg(args.a)]);
|
|
19
|
-
registers[reg(args.b)] = u32SignExtend(u32(sum));
|
|
20
|
-
return ok(r);
|
|
18
|
+
const sum = portable.u64_sub(u64(args.c) | u64(4294967296), registers[Inst.reg(args.a)]);
|
|
19
|
+
registers[Inst.reg(args.b)] = Inst.u32SignExtend(u32(sum));
|
|
20
|
+
return OutcomeData.ok(r);
|
|
21
21
|
};
|
|
22
22
|
// ADD_IMM
|
|
23
23
|
export const add_imm = (r, args, registers) => {
|
|
24
|
-
const sum = portable.u64_add(registers[reg(args.a)], u32SignExtend(args.c));
|
|
25
|
-
registers[reg(args.b)] = sum;
|
|
26
|
-
return ok(r);
|
|
24
|
+
const sum = portable.u64_add(registers[Inst.reg(args.a)], Inst.u32SignExtend(args.c));
|
|
25
|
+
registers[Inst.reg(args.b)] = sum;
|
|
26
|
+
return OutcomeData.ok(r);
|
|
27
27
|
};
|
|
28
28
|
// MUL_IMM
|
|
29
29
|
export const mul_imm = (r, args, registers) => {
|
|
30
|
-
registers[reg(args.b)] = portable.u64_mul(registers[reg(args.a)], u32SignExtend(args.c));
|
|
31
|
-
return ok(r);
|
|
30
|
+
registers[Inst.reg(args.b)] = portable.u64_mul(registers[Inst.reg(args.a)], Inst.u32SignExtend(args.c));
|
|
31
|
+
return OutcomeData.ok(r);
|
|
32
32
|
};
|
|
33
33
|
// NEG_ADD_IMM
|
|
34
34
|
export const neg_add_imm = (r, args, registers) => {
|
|
35
|
-
const sum = portable.u64_sub(u32SignExtend(args.c), registers[reg(args.a)]);
|
|
36
|
-
registers[reg(args.b)] = sum;
|
|
37
|
-
return ok(r);
|
|
35
|
+
const sum = portable.u64_sub(Inst.u32SignExtend(args.c), registers[Inst.reg(args.a)]);
|
|
36
|
+
registers[Inst.reg(args.b)] = sum;
|
|
37
|
+
return OutcomeData.ok(r);
|
|
38
38
|
};
|
|
39
39
|
// ADD_32
|
|
40
40
|
export const add_32 = (r, args, registers) => {
|
|
41
|
-
const a = u32(registers[reg(args.a)]);
|
|
42
|
-
const b = u32(registers[reg(args.b)]);
|
|
43
|
-
registers[reg(args.c)] = u32SignExtend(a + b);
|
|
44
|
-
return ok(r);
|
|
41
|
+
const a = u32(registers[Inst.reg(args.a)]);
|
|
42
|
+
const b = u32(registers[Inst.reg(args.b)]);
|
|
43
|
+
registers[Inst.reg(args.c)] = Inst.u32SignExtend(a + b);
|
|
44
|
+
return OutcomeData.ok(r);
|
|
45
45
|
};
|
|
46
46
|
// SUB_32
|
|
47
47
|
export const sub_32 = (r, args, registers) => {
|
|
48
|
-
const a = registers[reg(args.b)];
|
|
49
|
-
const b = u64(4294967296 - u32(registers[reg(args.a)]));
|
|
50
|
-
registers[reg(args.c)] = u32SignExtend(u32(portable.u64_add(a, b)));
|
|
51
|
-
return ok(r);
|
|
48
|
+
const a = registers[Inst.reg(args.b)];
|
|
49
|
+
const b = u64(4294967296 - u32(registers[Inst.reg(args.a)]));
|
|
50
|
+
registers[Inst.reg(args.c)] = Inst.u32SignExtend(u32(portable.u64_add(a, b)));
|
|
51
|
+
return OutcomeData.ok(r);
|
|
52
52
|
};
|
|
53
53
|
// MUL_32
|
|
54
54
|
export const mul_32 = (r, args, registers) => {
|
|
55
|
-
registers[reg(args.c)] = u32SignExtend(u32(portable.u64_mul(registers[reg(args.a)], registers[reg(args.b)])));
|
|
56
|
-
return ok(r);
|
|
55
|
+
registers[Inst.reg(args.c)] = Inst.u32SignExtend(u32(portable.u64_mul(registers[Inst.reg(args.a)], registers[Inst.reg(args.b)])));
|
|
56
|
+
return OutcomeData.ok(r);
|
|
57
57
|
};
|
|
58
58
|
// DIV_U_32
|
|
59
59
|
export const div_u_32 = (r, args, registers) => {
|
|
60
|
-
const a = u32(registers[reg(args.a)]);
|
|
60
|
+
const a = u32(registers[Inst.reg(args.a)]);
|
|
61
61
|
if (a === 0) {
|
|
62
|
-
registers[reg(args.c)] = u64.MAX_VALUE;
|
|
62
|
+
registers[Inst.reg(args.c)] = u64.MAX_VALUE;
|
|
63
63
|
}
|
|
64
64
|
else {
|
|
65
|
-
const b = u32(registers[reg(args.b)]);
|
|
66
|
-
registers[reg(args.c)] = u32SignExtend(b / a);
|
|
65
|
+
const b = u32(registers[Inst.reg(args.b)]);
|
|
66
|
+
registers[Inst.reg(args.c)] = Inst.u32SignExtend(b / a);
|
|
67
67
|
}
|
|
68
|
-
return ok(r);
|
|
68
|
+
return OutcomeData.ok(r);
|
|
69
69
|
};
|
|
70
70
|
// DIV_S_32
|
|
71
71
|
export const div_s_32 = (r, args, registers) => {
|
|
72
|
-
const b = i64(u32SignExtend(u32(registers[reg(args.b)])));
|
|
73
|
-
const a = i64(u32SignExtend(u32(registers[reg(args.a)])));
|
|
72
|
+
const b = i64(Inst.u32SignExtend(u32(registers[Inst.reg(args.b)])));
|
|
73
|
+
const a = i64(Inst.u32SignExtend(u32(registers[Inst.reg(args.a)])));
|
|
74
74
|
if (a === i64(0)) {
|
|
75
|
-
registers[reg(args.c)] = u64.MAX_VALUE;
|
|
75
|
+
registers[Inst.reg(args.c)] = u64.MAX_VALUE;
|
|
76
76
|
}
|
|
77
77
|
else if (a === i64(-1) && b === i64(i32.MIN_VALUE)) {
|
|
78
|
-
registers[reg(args.c)] = u64(b);
|
|
78
|
+
registers[Inst.reg(args.c)] = u64(b);
|
|
79
79
|
}
|
|
80
80
|
else {
|
|
81
|
-
registers[reg(args.c)] = u64(b / a);
|
|
81
|
+
registers[Inst.reg(args.c)] = u64(b / a);
|
|
82
82
|
}
|
|
83
|
-
return ok(r);
|
|
83
|
+
return OutcomeData.ok(r);
|
|
84
84
|
};
|
|
85
85
|
// REM_U_32
|
|
86
86
|
export const rem_u_32 = (r, args, registers) => {
|
|
87
|
-
const a = u32(registers[reg(args.a)]);
|
|
88
|
-
const b = u32(registers[reg(args.b)]);
|
|
87
|
+
const a = u32(registers[Inst.reg(args.a)]);
|
|
88
|
+
const b = u32(registers[Inst.reg(args.b)]);
|
|
89
89
|
if (a === 0) {
|
|
90
|
-
registers[reg(args.c)] = u32SignExtend(b);
|
|
90
|
+
registers[Inst.reg(args.c)] = Inst.u32SignExtend(b);
|
|
91
91
|
}
|
|
92
92
|
else {
|
|
93
|
-
registers[reg(args.c)] = u32SignExtend(b % a);
|
|
93
|
+
registers[Inst.reg(args.c)] = Inst.u32SignExtend(b % a);
|
|
94
94
|
}
|
|
95
|
-
return ok(r);
|
|
95
|
+
return OutcomeData.ok(r);
|
|
96
96
|
};
|
|
97
97
|
// REM_S_32
|
|
98
98
|
export const rem_s_32 = (r, args, registers) => {
|
|
99
|
-
const b = i32(registers[reg(args.b)]);
|
|
100
|
-
const a = i32(registers[reg(args.a)]);
|
|
99
|
+
const b = i32(registers[Inst.reg(args.b)]);
|
|
100
|
+
const a = i32(registers[Inst.reg(args.a)]);
|
|
101
101
|
if (a === 0) {
|
|
102
|
-
registers[reg(args.c)] = u64(i64(b));
|
|
102
|
+
registers[Inst.reg(args.c)] = u64(i64(b));
|
|
103
103
|
}
|
|
104
104
|
else if (a === -1 && b === i32.MIN_VALUE) {
|
|
105
|
-
registers[reg(args.c)] = u64(0);
|
|
105
|
+
registers[Inst.reg(args.c)] = u64(0);
|
|
106
106
|
}
|
|
107
107
|
else {
|
|
108
|
-
registers[reg(args.c)] = u64(i64(b) % i64(a));
|
|
108
|
+
registers[Inst.reg(args.c)] = u64(i64(b) % i64(a));
|
|
109
109
|
}
|
|
110
|
-
return ok(r);
|
|
110
|
+
return OutcomeData.ok(r);
|
|
111
111
|
};
|
|
112
112
|
// ADD_64
|
|
113
113
|
export const add_64 = (r, args, registers) => {
|
|
114
|
-
const a = registers[reg(args.a)];
|
|
115
|
-
const b = registers[reg(args.b)];
|
|
116
|
-
registers[reg(args.c)] = portable.u64_add(a, b);
|
|
117
|
-
return ok(r);
|
|
114
|
+
const a = registers[Inst.reg(args.a)];
|
|
115
|
+
const b = registers[Inst.reg(args.b)];
|
|
116
|
+
registers[Inst.reg(args.c)] = portable.u64_add(a, b);
|
|
117
|
+
return OutcomeData.ok(r);
|
|
118
118
|
};
|
|
119
119
|
// SUB
|
|
120
120
|
export const sub = (r, args, registers) => {
|
|
121
|
-
const a = registers[reg(args.a)];
|
|
122
|
-
const b = registers[reg(args.b)];
|
|
123
|
-
registers[reg(args.c)] = portable.u64_sub(b, a);
|
|
124
|
-
return ok(r);
|
|
121
|
+
const a = registers[Inst.reg(args.a)];
|
|
122
|
+
const b = registers[Inst.reg(args.b)];
|
|
123
|
+
registers[Inst.reg(args.c)] = portable.u64_sub(b, a);
|
|
124
|
+
return OutcomeData.ok(r);
|
|
125
125
|
};
|
|
126
126
|
// MUL
|
|
127
127
|
export const mul = (r, args, registers) => {
|
|
128
|
-
const a = registers[reg(args.a)];
|
|
129
|
-
const b = registers[reg(args.b)];
|
|
130
|
-
registers[reg(args.c)] = portable.u64_mul(a, b);
|
|
131
|
-
return ok(r);
|
|
128
|
+
const a = registers[Inst.reg(args.a)];
|
|
129
|
+
const b = registers[Inst.reg(args.b)];
|
|
130
|
+
registers[Inst.reg(args.c)] = portable.u64_mul(a, b);
|
|
131
|
+
return OutcomeData.ok(r);
|
|
132
132
|
};
|
|
133
133
|
// DIV_U
|
|
134
134
|
export const div_u = (r, args, registers) => {
|
|
135
|
-
if (registers[reg(args.a)] === u64(0)) {
|
|
136
|
-
registers[reg(args.c)] = u64.MAX_VALUE;
|
|
135
|
+
if (registers[Inst.reg(args.a)] === u64(0)) {
|
|
136
|
+
registers[Inst.reg(args.c)] = u64.MAX_VALUE;
|
|
137
137
|
}
|
|
138
138
|
else {
|
|
139
|
-
registers[reg(args.c)] = registers[reg(args.b)] / registers[reg(args.a)];
|
|
139
|
+
registers[Inst.reg(args.c)] = registers[Inst.reg(args.b)] / registers[Inst.reg(args.a)];
|
|
140
140
|
}
|
|
141
|
-
return ok(r);
|
|
141
|
+
return OutcomeData.ok(r);
|
|
142
142
|
};
|
|
143
143
|
// DIV_S
|
|
144
144
|
export const div_s = (r, args, registers) => {
|
|
145
|
-
const b = i64(registers[reg(args.b)]);
|
|
146
|
-
const a = i64(registers[reg(args.a)]);
|
|
145
|
+
const b = i64(registers[Inst.reg(args.b)]);
|
|
146
|
+
const a = i64(registers[Inst.reg(args.a)]);
|
|
147
147
|
if (a === i64(0)) {
|
|
148
|
-
registers[reg(args.c)] = u64.MAX_VALUE;
|
|
148
|
+
registers[Inst.reg(args.c)] = u64.MAX_VALUE;
|
|
149
149
|
}
|
|
150
150
|
else if (a === i64(-1) && b === i64.MIN_VALUE) {
|
|
151
|
-
registers[reg(args.c)] = u64(b);
|
|
151
|
+
registers[Inst.reg(args.c)] = u64(b);
|
|
152
152
|
}
|
|
153
153
|
else {
|
|
154
|
-
registers[reg(args.c)] = u64(b / a);
|
|
154
|
+
registers[Inst.reg(args.c)] = u64(b / a);
|
|
155
155
|
}
|
|
156
|
-
return ok(r);
|
|
156
|
+
return OutcomeData.ok(r);
|
|
157
157
|
};
|
|
158
158
|
// REM_U
|
|
159
159
|
export const rem_u = (r, args, registers) => {
|
|
160
|
-
if (registers[reg(args.a)] === u64(0)) {
|
|
161
|
-
registers[reg(args.c)] = registers[reg(args.b)];
|
|
160
|
+
if (registers[Inst.reg(args.a)] === u64(0)) {
|
|
161
|
+
registers[Inst.reg(args.c)] = registers[Inst.reg(args.b)];
|
|
162
162
|
}
|
|
163
163
|
else {
|
|
164
|
-
registers[reg(args.c)] = registers[reg(args.b)] % registers[reg(args.a)];
|
|
164
|
+
registers[Inst.reg(args.c)] = registers[Inst.reg(args.b)] % registers[Inst.reg(args.a)];
|
|
165
165
|
}
|
|
166
|
-
return ok(r);
|
|
166
|
+
return OutcomeData.ok(r);
|
|
167
167
|
};
|
|
168
168
|
// REM_S
|
|
169
169
|
export const rem_s = (r, args, registers) => {
|
|
170
|
-
const b = i64(registers[reg(args.b)]);
|
|
171
|
-
const a = i64(registers[reg(args.a)]);
|
|
170
|
+
const b = i64(registers[Inst.reg(args.b)]);
|
|
171
|
+
const a = i64(registers[Inst.reg(args.a)]);
|
|
172
172
|
if (a === i64(0)) {
|
|
173
|
-
registers[reg(args.c)] = u64(b);
|
|
173
|
+
registers[Inst.reg(args.c)] = u64(b);
|
|
174
174
|
}
|
|
175
175
|
else if (a === i64(-1) && b === i64.MIN_VALUE) {
|
|
176
|
-
registers[reg(args.c)] = u64(0);
|
|
176
|
+
registers[Inst.reg(args.c)] = u64(0);
|
|
177
177
|
}
|
|
178
178
|
else {
|
|
179
|
-
registers[reg(args.c)] = u64(b % a);
|
|
179
|
+
registers[Inst.reg(args.c)] = u64(b % a);
|
|
180
180
|
}
|
|
181
|
-
return ok(r);
|
|
181
|
+
return OutcomeData.ok(r);
|
|
182
182
|
};
|
|
183
183
|
// MUL_UPPER_S_S
|
|
184
184
|
export const mul_upper_s_s = (r, args, registers) => {
|
|
185
|
-
registers[reg(args.c)] = mulUpperSigned(i64(registers[reg(args.b)]), i64(registers[reg(args.a)]));
|
|
186
|
-
return ok(r);
|
|
185
|
+
registers[Inst.reg(args.c)] = mulUpperSigned(i64(registers[Inst.reg(args.b)]), i64(registers[Inst.reg(args.a)]));
|
|
186
|
+
return OutcomeData.ok(r);
|
|
187
187
|
};
|
|
188
188
|
// MUL_UPPER_U_U
|
|
189
189
|
export const mul_upper_u_u = (r, args, registers) => {
|
|
190
|
-
registers[reg(args.c)] = mulUpperUnsigned(registers[reg(args.b)], registers[reg(args.a)]);
|
|
191
|
-
return ok(r);
|
|
190
|
+
registers[Inst.reg(args.c)] = mulUpperUnsigned(registers[Inst.reg(args.b)], registers[Inst.reg(args.a)]);
|
|
191
|
+
return OutcomeData.ok(r);
|
|
192
192
|
};
|
|
193
193
|
// MUL_UPPER_S_U
|
|
194
194
|
export const mul_upper_s_u = (r, args, registers) => {
|
|
195
|
-
registers[reg(args.c)] = mulUpperSignedUnsigned(i64(registers[reg(args.b)]), registers[reg(args.a)]);
|
|
196
|
-
return ok(r);
|
|
195
|
+
registers[Inst.reg(args.c)] = mulUpperSignedUnsigned(i64(registers[Inst.reg(args.b)]), registers[Inst.reg(args.a)]);
|
|
196
|
+
return OutcomeData.ok(r);
|
|
197
197
|
};
|
|
198
198
|
// MAX
|
|
199
199
|
export const max = (r, args, registers) => {
|
|
200
|
-
const a = i64(registers[reg(args.a)]);
|
|
201
|
-
const b = i64(registers[reg(args.b)]);
|
|
202
|
-
registers[reg(args.c)] = u64(a < b ? b : a);
|
|
203
|
-
return ok(r);
|
|
200
|
+
const a = i64(registers[Inst.reg(args.a)]);
|
|
201
|
+
const b = i64(registers[Inst.reg(args.b)]);
|
|
202
|
+
registers[Inst.reg(args.c)] = u64(a < b ? b : a);
|
|
203
|
+
return OutcomeData.ok(r);
|
|
204
204
|
};
|
|
205
205
|
// MAX_U
|
|
206
206
|
export const max_u = (r, args, registers) => {
|
|
207
|
-
const a = registers[reg(args.a)];
|
|
208
|
-
const b = registers[reg(args.b)];
|
|
209
|
-
registers[reg(args.c)] = a < b ? b : a;
|
|
210
|
-
return ok(r);
|
|
207
|
+
const a = registers[Inst.reg(args.a)];
|
|
208
|
+
const b = registers[Inst.reg(args.b)];
|
|
209
|
+
registers[Inst.reg(args.c)] = a < b ? b : a;
|
|
210
|
+
return OutcomeData.ok(r);
|
|
211
211
|
};
|
|
212
212
|
// MIN
|
|
213
213
|
export const min = (r, args, registers) => {
|
|
214
|
-
const a = i64(registers[reg(args.a)]);
|
|
215
|
-
const b = i64(registers[reg(args.b)]);
|
|
216
|
-
registers[reg(args.c)] = u64(a > b ? b : a);
|
|
217
|
-
return ok(r);
|
|
214
|
+
const a = i64(registers[Inst.reg(args.a)]);
|
|
215
|
+
const b = i64(registers[Inst.reg(args.b)]);
|
|
216
|
+
registers[Inst.reg(args.c)] = u64(a > b ? b : a);
|
|
217
|
+
return OutcomeData.ok(r);
|
|
218
218
|
};
|
|
219
219
|
// MIN_U
|
|
220
220
|
export const min_u = (r, args, registers) => {
|
|
221
|
-
const a = registers[reg(args.a)];
|
|
222
|
-
const b = registers[reg(args.b)];
|
|
223
|
-
registers[reg(args.c)] = a > b ? b : a;
|
|
224
|
-
return ok(r);
|
|
221
|
+
const a = registers[Inst.reg(args.a)];
|
|
222
|
+
const b = registers[Inst.reg(args.b)];
|
|
223
|
+
registers[Inst.reg(args.c)] = a > b ? b : a;
|
|
224
|
+
return OutcomeData.ok(r);
|
|
225
225
|
};
|
|
@@ -1,22 +1,22 @@
|
|
|
1
1
|
import { MaybePageFault } from "../memory";
|
|
2
|
-
import {
|
|
3
|
-
import {
|
|
2
|
+
import { OutcomeData } from "./outcome";
|
|
3
|
+
import { Inst } from "./utils";
|
|
4
4
|
const faultRes = new MaybePageFault();
|
|
5
5
|
// INVALID
|
|
6
|
-
export const INVALID = (r) => panic(r);
|
|
6
|
+
export const INVALID = (r) => OutcomeData.panic(r);
|
|
7
7
|
// TRAP
|
|
8
|
-
export const trap = (r) => panic(r);
|
|
8
|
+
export const trap = (r) => OutcomeData.panic(r);
|
|
9
9
|
// FALLTHROUGH
|
|
10
|
-
export const fallthrough = (r) => ok(r);
|
|
10
|
+
export const fallthrough = (r) => OutcomeData.ok(r);
|
|
11
11
|
// ECALLI
|
|
12
|
-
export const ecalli = (r, args) => hostCall(r, args.a);
|
|
12
|
+
export const ecalli = (r, args) => OutcomeData.hostCall(r, args.a);
|
|
13
13
|
// SBRK
|
|
14
14
|
export const sbrk = (r, args, registers, memory) => {
|
|
15
|
-
const res = memory.sbrk(faultRes, u32(registers[reg(args.a)]));
|
|
15
|
+
const res = memory.sbrk(faultRes, u32(registers[Inst.reg(args.a)]));
|
|
16
16
|
// out of memory
|
|
17
17
|
if (faultRes.isFault) {
|
|
18
|
-
return okOrFault(r, faultRes);
|
|
18
|
+
return OutcomeData.okOrFault(r, faultRes);
|
|
19
19
|
}
|
|
20
|
-
registers[reg(args.b)] = res;
|
|
21
|
-
return ok(r);
|
|
20
|
+
registers[Inst.reg(args.b)] = res;
|
|
21
|
+
return OutcomeData.ok(r);
|
|
22
22
|
};
|
|
@@ -1,35 +1,35 @@
|
|
|
1
|
-
import {
|
|
2
|
-
import {
|
|
1
|
+
import { OutcomeData } from "./outcome";
|
|
2
|
+
import { Inst } from "./utils";
|
|
3
3
|
// MOVE_REG
|
|
4
4
|
export const move_reg = (r, args, registers) => {
|
|
5
|
-
registers[reg(args.b)] = registers[reg(args.a)];
|
|
6
|
-
return ok(r);
|
|
5
|
+
registers[Inst.reg(args.b)] = registers[Inst.reg(args.a)];
|
|
6
|
+
return OutcomeData.ok(r);
|
|
7
7
|
};
|
|
8
8
|
// CMOV_IZ_IMM
|
|
9
9
|
export const cmov_iz_imm = (r, args, registers) => {
|
|
10
|
-
if (registers[reg(args.a)] === u64(0)) {
|
|
11
|
-
registers[reg(args.b)] = u32SignExtend(args.c);
|
|
10
|
+
if (registers[Inst.reg(args.a)] === u64(0)) {
|
|
11
|
+
registers[Inst.reg(args.b)] = Inst.u32SignExtend(args.c);
|
|
12
12
|
}
|
|
13
|
-
return ok(r);
|
|
13
|
+
return OutcomeData.ok(r);
|
|
14
14
|
};
|
|
15
15
|
// CMOV_NZ_IMM
|
|
16
16
|
export const cmov_nz_imm = (r, args, registers) => {
|
|
17
|
-
if (registers[reg(args.a)] !== u64(0)) {
|
|
18
|
-
registers[reg(args.b)] = u32SignExtend(args.c);
|
|
17
|
+
if (registers[Inst.reg(args.a)] !== u64(0)) {
|
|
18
|
+
registers[Inst.reg(args.b)] = Inst.u32SignExtend(args.c);
|
|
19
19
|
}
|
|
20
|
-
return ok(r);
|
|
20
|
+
return OutcomeData.ok(r);
|
|
21
21
|
};
|
|
22
22
|
// CMOV_IZ
|
|
23
23
|
export const cmov_iz = (r, args, registers) => {
|
|
24
|
-
if (registers[reg(args.a)] === u64(0)) {
|
|
25
|
-
registers[reg(args.c)] = registers[reg(args.b)];
|
|
24
|
+
if (registers[Inst.reg(args.a)] === u64(0)) {
|
|
25
|
+
registers[Inst.reg(args.c)] = registers[Inst.reg(args.b)];
|
|
26
26
|
}
|
|
27
|
-
return ok(r);
|
|
27
|
+
return OutcomeData.ok(r);
|
|
28
28
|
};
|
|
29
29
|
// CMOV_NZ
|
|
30
30
|
export const cmov_nz = (r, args, registers) => {
|
|
31
|
-
if (registers[reg(args.a)] !== u64(0)) {
|
|
32
|
-
registers[reg(args.c)] = registers[reg(args.b)];
|
|
31
|
+
if (registers[Inst.reg(args.a)] !== u64(0)) {
|
|
32
|
+
registers[Inst.reg(args.c)] = registers[Inst.reg(args.b)];
|
|
33
33
|
}
|
|
34
|
-
return ok(r);
|
|
34
|
+
return OutcomeData.ok(r);
|
|
35
35
|
};
|
|
@@ -20,11 +20,11 @@ export declare class OutcomeData {
|
|
|
20
20
|
dJump: u32;
|
|
21
21
|
result: Result;
|
|
22
22
|
exitCode: u32;
|
|
23
|
+
static status(r: OutcomeData, result: Result): OutcomeData;
|
|
24
|
+
static staticJump(r: OutcomeData, offset: i32): OutcomeData;
|
|
25
|
+
static dJump(r: OutcomeData, address: u32): OutcomeData;
|
|
26
|
+
static ok(r: OutcomeData): OutcomeData;
|
|
27
|
+
static panic(r: OutcomeData): OutcomeData;
|
|
28
|
+
static hostCall(r: OutcomeData, id: u32): OutcomeData;
|
|
29
|
+
static okOrFault(r: OutcomeData, pageFault: MaybePageFault): OutcomeData;
|
|
23
30
|
}
|
|
24
|
-
export declare function status(r: OutcomeData, result: Result): OutcomeData;
|
|
25
|
-
export declare function staticJump(r: OutcomeData, offset: i32): OutcomeData;
|
|
26
|
-
export declare function dJump(r: OutcomeData, address: u32): OutcomeData;
|
|
27
|
-
export declare function ok(r: OutcomeData): OutcomeData;
|
|
28
|
-
export declare function panic(r: OutcomeData): OutcomeData;
|
|
29
|
-
export declare function hostCall(r: OutcomeData, id: u32): OutcomeData;
|
|
30
|
-
export declare function okOrFault(r: OutcomeData, pageFault: MaybePageFault): OutcomeData;
|
|
@@ -1,3 +1,9 @@
|
|
|
1
|
+
var __decorate = (this && this.__decorate) || function (decorators, target, key, desc) {
|
|
2
|
+
var c = arguments.length, r = c < 3 ? target : desc === null ? desc = Object.getOwnPropertyDescriptor(target, key) : desc, d;
|
|
3
|
+
if (typeof Reflect === "object" && typeof Reflect.decorate === "function") r = Reflect.decorate(decorators, target, key, desc);
|
|
4
|
+
else for (var i = decorators.length - 1; i >= 0; i--) if (d = decorators[i]) r = (c < 3 ? d(r) : c > 3 ? d(target, key, r) : d(target, key)) || r;
|
|
5
|
+
return c > 3 && r && Object.defineProperty(target, key, r), r;
|
|
6
|
+
};
|
|
1
7
|
export var Result;
|
|
2
8
|
(function (Result) {
|
|
3
9
|
Result[Result["PANIC"] = 0] = "PANIC";
|
|
@@ -20,42 +26,63 @@ export class OutcomeData {
|
|
|
20
26
|
this.result = Result.PANIC;
|
|
21
27
|
this.exitCode = 0;
|
|
22
28
|
}
|
|
23
|
-
|
|
24
|
-
export function status(r, result) {
|
|
25
|
-
r.outcome = Outcome.Result;
|
|
26
|
-
r.result = result;
|
|
27
|
-
return r;
|
|
28
|
-
}
|
|
29
|
-
export function staticJump(r, offset) {
|
|
30
|
-
r.outcome = Outcome.StaticJump;
|
|
31
|
-
r.staticJump = offset;
|
|
32
|
-
return r;
|
|
33
|
-
}
|
|
34
|
-
export function dJump(r, address) {
|
|
35
|
-
r.outcome = Outcome.DynamicJump;
|
|
36
|
-
r.dJump = address;
|
|
37
|
-
return r;
|
|
38
|
-
}
|
|
39
|
-
export function ok(r) {
|
|
40
|
-
// outcome is already pre-set to Ok by the interpreter loop
|
|
41
|
-
return r;
|
|
42
|
-
}
|
|
43
|
-
export function panic(r) {
|
|
44
|
-
return status(r, Result.PANIC);
|
|
45
|
-
}
|
|
46
|
-
export function hostCall(r, id) {
|
|
47
|
-
r.outcome = Outcome.Result;
|
|
48
|
-
r.result = Result.HOST;
|
|
49
|
-
r.exitCode = id;
|
|
50
|
-
return r;
|
|
51
|
-
}
|
|
52
|
-
export function okOrFault(r, pageFault) {
|
|
53
|
-
if (pageFault.isFault) {
|
|
29
|
+
static status(r, result) {
|
|
54
30
|
r.outcome = Outcome.Result;
|
|
55
|
-
|
|
56
|
-
|
|
57
|
-
|
|
58
|
-
|
|
31
|
+
r.result = result;
|
|
32
|
+
return r;
|
|
33
|
+
}
|
|
34
|
+
static staticJump(r, offset) {
|
|
35
|
+
r.outcome = Outcome.StaticJump;
|
|
36
|
+
r.staticJump = offset;
|
|
37
|
+
return r;
|
|
38
|
+
}
|
|
39
|
+
static dJump(r, address) {
|
|
40
|
+
r.outcome = Outcome.DynamicJump;
|
|
41
|
+
r.dJump = address;
|
|
42
|
+
return r;
|
|
43
|
+
}
|
|
44
|
+
static ok(r) {
|
|
45
|
+
// outcome is already pre-set to Ok by the interpreter loop
|
|
46
|
+
return r;
|
|
47
|
+
}
|
|
48
|
+
static panic(r) {
|
|
49
|
+
return OutcomeData.status(r, Result.PANIC);
|
|
50
|
+
}
|
|
51
|
+
static hostCall(r, id) {
|
|
52
|
+
r.outcome = Outcome.Result;
|
|
53
|
+
r.result = Result.HOST;
|
|
54
|
+
r.exitCode = id;
|
|
55
|
+
return r;
|
|
56
|
+
}
|
|
57
|
+
static okOrFault(r, pageFault) {
|
|
58
|
+
if (pageFault.isFault) {
|
|
59
|
+
r.outcome = Outcome.Result;
|
|
60
|
+
// not accessible memory does not result in `FAULT`, but rather goes straight to TRAP
|
|
61
|
+
// yet in gas calculations we still subtract 1, unlike TRAP, but like FAULT.
|
|
62
|
+
r.result = pageFault.isAccess ? Result.FAULT_ACCESS : Result.FAULT;
|
|
63
|
+
r.exitCode = pageFault.fault;
|
|
64
|
+
}
|
|
65
|
+
return r;
|
|
59
66
|
}
|
|
60
|
-
return r;
|
|
61
67
|
}
|
|
68
|
+
__decorate([
|
|
69
|
+
inline
|
|
70
|
+
], OutcomeData, "status", null);
|
|
71
|
+
__decorate([
|
|
72
|
+
inline
|
|
73
|
+
], OutcomeData, "staticJump", null);
|
|
74
|
+
__decorate([
|
|
75
|
+
inline
|
|
76
|
+
], OutcomeData, "dJump", null);
|
|
77
|
+
__decorate([
|
|
78
|
+
inline
|
|
79
|
+
], OutcomeData, "ok", null);
|
|
80
|
+
__decorate([
|
|
81
|
+
inline
|
|
82
|
+
], OutcomeData, "panic", null);
|
|
83
|
+
__decorate([
|
|
84
|
+
inline
|
|
85
|
+
], OutcomeData, "hostCall", null);
|
|
86
|
+
__decorate([
|
|
87
|
+
inline
|
|
88
|
+
], OutcomeData, "okOrFault", null);
|
|
@@ -1,45 +1,45 @@
|
|
|
1
1
|
import { portable } from "../portable";
|
|
2
|
-
import {
|
|
3
|
-
import {
|
|
2
|
+
import { OutcomeData } from "./outcome";
|
|
3
|
+
import { Inst } from "./utils";
|
|
4
4
|
// ROT_R_64_IMM
|
|
5
5
|
export const rot_r_64_imm = (r, args, regs) => {
|
|
6
|
-
regs[reg(args.b)] = math.rot_r(regs[reg(args.a)], u32SignExtend(args.c));
|
|
7
|
-
return ok(r);
|
|
6
|
+
regs[Inst.reg(args.b)] = math.rot_r(regs[Inst.reg(args.a)], Inst.u32SignExtend(args.c));
|
|
7
|
+
return OutcomeData.ok(r);
|
|
8
8
|
};
|
|
9
9
|
// ROT_R_64_IMM_ALT
|
|
10
10
|
export const rot_r_64_imm_alt = (r, args, regs) => {
|
|
11
|
-
regs[reg(args.b)] = math.rot_r(u32SignExtend(args.c), regs[reg(args.a)]);
|
|
12
|
-
return ok(r);
|
|
11
|
+
regs[Inst.reg(args.b)] = math.rot_r(Inst.u32SignExtend(args.c), regs[Inst.reg(args.a)]);
|
|
12
|
+
return OutcomeData.ok(r);
|
|
13
13
|
};
|
|
14
14
|
// ROT_R_32_IMM
|
|
15
15
|
export const rot_r_32_imm = (r, args, regs) => {
|
|
16
|
-
regs[reg(args.b)] = u32SignExtend(math.rot_r_32(u32(regs[reg(args.a)]), u32(args.c)));
|
|
17
|
-
return ok(r);
|
|
16
|
+
regs[Inst.reg(args.b)] = Inst.u32SignExtend(math.rot_r_32(u32(regs[Inst.reg(args.a)]), u32(args.c)));
|
|
17
|
+
return OutcomeData.ok(r);
|
|
18
18
|
};
|
|
19
19
|
// ROT_R_32_IMM_ALT
|
|
20
20
|
export const rot_r_32_imm_alt = (r, args, regs) => {
|
|
21
|
-
regs[reg(args.b)] = u32SignExtend(math.rot_r_32(u32(args.c), u32(regs[reg(args.a)])));
|
|
22
|
-
return ok(r);
|
|
21
|
+
regs[Inst.reg(args.b)] = Inst.u32SignExtend(math.rot_r_32(u32(args.c), u32(regs[Inst.reg(args.a)])));
|
|
22
|
+
return OutcomeData.ok(r);
|
|
23
23
|
};
|
|
24
24
|
// ROT_L_64
|
|
25
25
|
export const rot_l_64 = (r, args, regs) => {
|
|
26
|
-
regs[reg(args.c)] = math.rot_l(regs[reg(args.b)], regs[reg(args.a)]);
|
|
27
|
-
return ok(r);
|
|
26
|
+
regs[Inst.reg(args.c)] = math.rot_l(regs[Inst.reg(args.b)], regs[Inst.reg(args.a)]);
|
|
27
|
+
return OutcomeData.ok(r);
|
|
28
28
|
};
|
|
29
29
|
// ROT_L_32
|
|
30
30
|
export const rot_l_32 = (r, args, regs) => {
|
|
31
|
-
regs[reg(args.c)] = u32SignExtend(math.rot_l_32(u32(regs[reg(args.b)]), u32(regs[reg(args.a)])));
|
|
32
|
-
return ok(r);
|
|
31
|
+
regs[Inst.reg(args.c)] = Inst.u32SignExtend(math.rot_l_32(u32(regs[Inst.reg(args.b)]), u32(regs[Inst.reg(args.a)])));
|
|
32
|
+
return OutcomeData.ok(r);
|
|
33
33
|
};
|
|
34
34
|
// ROT_R_64
|
|
35
35
|
export const rot_r_64 = (r, args, regs) => {
|
|
36
|
-
regs[reg(args.c)] = math.rot_r(regs[reg(args.b)], regs[reg(args.a)]);
|
|
37
|
-
return ok(r);
|
|
36
|
+
regs[Inst.reg(args.c)] = math.rot_r(regs[Inst.reg(args.b)], regs[Inst.reg(args.a)]);
|
|
37
|
+
return OutcomeData.ok(r);
|
|
38
38
|
};
|
|
39
39
|
// ROT_R_32
|
|
40
40
|
export const rot_r_32 = (r, args, regs) => {
|
|
41
|
-
regs[reg(args.c)] = u32SignExtend(math.rot_r_32(u32(regs[reg(args.b)]), u32(regs[reg(args.a)])));
|
|
42
|
-
return ok(r);
|
|
41
|
+
regs[Inst.reg(args.c)] = Inst.u32SignExtend(math.rot_r_32(u32(regs[Inst.reg(args.b)]), u32(regs[Inst.reg(args.a)])));
|
|
42
|
+
return OutcomeData.ok(r);
|
|
43
43
|
};
|
|
44
44
|
export var math;
|
|
45
45
|
(function (math) {
|
|
@@ -1,36 +1,36 @@
|
|
|
1
|
-
import {
|
|
2
|
-
import {
|
|
1
|
+
import { OutcomeData } from "./outcome";
|
|
2
|
+
import { Inst } from "./utils";
|
|
3
3
|
// SET_LT_U_IMM
|
|
4
4
|
export const set_lt_u_imm = (r, args, registers) => {
|
|
5
|
-
const cond = registers[reg(args.a)] < u64(u32SignExtend(args.c));
|
|
6
|
-
registers[reg(args.b)] = cond ? u64(1) : u64(0);
|
|
7
|
-
return ok(r);
|
|
5
|
+
const cond = registers[Inst.reg(args.a)] < u64(Inst.u32SignExtend(args.c));
|
|
6
|
+
registers[Inst.reg(args.b)] = cond ? u64(1) : u64(0);
|
|
7
|
+
return OutcomeData.ok(r);
|
|
8
8
|
};
|
|
9
9
|
// SET_LT_S_IMM
|
|
10
10
|
export const set_lt_s_imm = (r, args, registers) => {
|
|
11
|
-
const cond = i64(registers[reg(args.a)]) < i64(u32SignExtend(args.c));
|
|
12
|
-
registers[reg(args.b)] = cond ? u64(1) : u64(0);
|
|
13
|
-
return ok(r);
|
|
11
|
+
const cond = i64(registers[Inst.reg(args.a)]) < i64(Inst.u32SignExtend(args.c));
|
|
12
|
+
registers[Inst.reg(args.b)] = cond ? u64(1) : u64(0);
|
|
13
|
+
return OutcomeData.ok(r);
|
|
14
14
|
};
|
|
15
15
|
// SET_GT_U_IMM
|
|
16
16
|
export const set_gt_u_imm = (r, args, registers) => {
|
|
17
|
-
const cond = registers[reg(args.a)] > u64(u32SignExtend(args.c));
|
|
18
|
-
registers[reg(args.b)] = cond ? u64(1) : u64(0);
|
|
19
|
-
return ok(r);
|
|
17
|
+
const cond = registers[Inst.reg(args.a)] > u64(Inst.u32SignExtend(args.c));
|
|
18
|
+
registers[Inst.reg(args.b)] = cond ? u64(1) : u64(0);
|
|
19
|
+
return OutcomeData.ok(r);
|
|
20
20
|
};
|
|
21
21
|
// SET_GT_S_IMM
|
|
22
22
|
export const set_gt_s_imm = (r, args, registers) => {
|
|
23
|
-
const cond = i64(registers[reg(args.a)]) > i64(u32SignExtend(args.c));
|
|
24
|
-
registers[reg(args.b)] = cond ? u64(1) : u64(0);
|
|
25
|
-
return ok(r);
|
|
23
|
+
const cond = i64(registers[Inst.reg(args.a)]) > i64(Inst.u32SignExtend(args.c));
|
|
24
|
+
registers[Inst.reg(args.b)] = cond ? u64(1) : u64(0);
|
|
25
|
+
return OutcomeData.ok(r);
|
|
26
26
|
};
|
|
27
27
|
// SET_LT_U
|
|
28
28
|
export const set_lt_u = (r, args, registers) => {
|
|
29
|
-
registers[reg(args.c)] = registers[reg(args.b)] < registers[reg(args.a)] ? u64(1) : u64(0);
|
|
30
|
-
return ok(r);
|
|
29
|
+
registers[Inst.reg(args.c)] = registers[Inst.reg(args.b)] < registers[Inst.reg(args.a)] ? u64(1) : u64(0);
|
|
30
|
+
return OutcomeData.ok(r);
|
|
31
31
|
};
|
|
32
32
|
// SET_LT_S
|
|
33
33
|
export const set_lt_s = (r, args, registers) => {
|
|
34
|
-
registers[reg(args.c)] = i64(registers[reg(args.b)]) < i64(registers[reg(args.a)]) ? u64(1) : u64(0);
|
|
35
|
-
return ok(r);
|
|
34
|
+
registers[Inst.reg(args.c)] = i64(registers[Inst.reg(args.b)]) < i64(registers[Inst.reg(args.a)]) ? u64(1) : u64(0);
|
|
35
|
+
return OutcomeData.ok(r);
|
|
36
36
|
};
|