axi_tdl 0.0.5 → 0.0.10

checksums.yaml

@@ -1,7 +1,7 @@
 ---
 SHA256:
-  metadata.gz: a6ff7a2235a8e011adec4765e4aea5d10abb39615e4105778adaff498524aa98
-  data.tar.gz: 34d969ac369e6dd94f5727a6002c0ac3c4245252cb39fb1d2ad12ed96eeaa8c4
+  metadata.gz: 4759dac8387adffa17116bb46d781e95156d52700ca985b2d1ab14afc7d1d0a3
+  data.tar.gz: bda1a78909b2cecd01e34bff94660820f2c446c2c6526c5b59c574d98df028d4
 SHA512:
-  metadata.gz: c817210e567244893f6270e6012453e0e7bb8a434e5e713974fe1f8ad42a3ee69179e4ca0aa5194a3b9a313229f49e2207da112bd73f0a9fd5eedbd906316a86
-  data.tar.gz: 935ade36cfc2e96c62d4cfa35ea460b846e80d03ad96238b449d87b28fac7bfc545aefb6ec9e828c83199a90a2793f9a4725d443fe26f216d3f17a798665bb2a
+  metadata.gz: e401a4d8363b77942116f3990e804abae4e885c6a047728fe68b342fe90b94cb35be7b174612587cd58a6bfe63b3eb5903ea959a5f7f814343ec1013785ed5e1
+  data.tar.gz: ff8e318a2713db70c974372a5c0cd92a53cc3c320f20cec7eb79eab72b6c65f0031b5c596d9a7acee93ef654a107922dbcdb1621520e1ab04707eb336314bddb

data/.gitignore

@@ -6,3 +6,5 @@
 /pkg/
 /spec/reports/
 /tmp/
+.rake_tasks~
+lib/tdl/auto_script/tmp/

data/Gemfile.lock

@@ -1,7 +1,7 @@
 PATH
   remote: .
   specs:
-    axi_tdl (0.0.5)
+    axi_tdl (0.0.10)
 
 GEM
   remote: https://rubygems.org/

data/README.EN.md

@@ -0,0 +1,317 @@
+# Axi
+  It is a wonderful library of axi4, but it is not full axi4, It is designed by systemverilog. I compact axi4 and add something to it.
+
+  axi hdl path
+```ruby
+require 'axi_tdl'
+AxiTdl::AXI_PATH
+```
+# Other
+  It contain a simple interface that only define three signals, `valid`, `ready`, and `data`. I think it is useful for design. 
+
+## What is tdl?
+  tdl is a hardware Construction language, it like chisel, but more intresting. It is a DSL and base on ruby. Finally, it convert to systemverilog. And it depend on the axi library of my other github respo.
+
+## What tdl can do?
+  When you write RTL code by tdl, it look like systemverilog. And not only that, you can verify design by tdl. Even more, you can construct `Logic System`, I think it is main difference between tdl and other hardware Construction languages. 
+
+## Installation
+
+Add this line to your application's Gemfile:
+
+```ruby
+gem 'axi_tdl'
+```
+
+And then execute:
+
+    $ bundle
+
+Or install it yourself as:
+
+    $ gem install axi_tdl
+
+## Code Example
+
+### 1. define module 
+It will create a module of systemverilog that name is `test_module` in current dir.
+```ruby 
+TdlBuild.test_module(__dir__) do
+## Other code
+end
+```
+the sv file look like this
+```systemverilog
+`timescale 1ns/1ps
+module test_module(
+);
+endmodule
+```
+### 2. ports
+```ruby 
+TdlBuild.test_module(__dir__) do 
+    input.clock         - 'clock'
+    input.reset('low')  - 'rst_n'
+    input               - 'd0'
+    input[32]           - 'd32'
+    output[16]          - 'o16'
+    output.logic[8]     - 'o8'
+    output.logic        - 'o1'
+end
+```
+```systemverilog
+module test_module (
+    input             clock,
+    input             rst_n,
+    input             d0,
+    input [31:0]      d32,
+    output [15:0]     o16,
+    output logic[7:0] o8,
+    output logic      o1
+);
+endmodule
+```
+
+## 3. interface
+```ruby 
+TdlBuild.test_interface(__dir__) do 
+
+    input.clock         - 'clock'
+    input.reset('low')  - 'rst_n'
+    input               - 'd0'
+    input[32]           - 'd32'
+    output[16]          - 'o16'
+    output.logic[8]     - 'o8'
+    output.logic        - 'o1'
+
+    port.axis.slaver    - 'axis_in'
+    port.axis.master    - 'axis_out'
+    port.axis.mirror    - 'axis_mirror'
+
+    port.data_c.master  - 'intf_data_inf'
+    port.axi4.slaver    - 'taxi4_inf' 
+
+end 
+```
+```systemverilog
+module test_module (
+    input                   clock,
+    input                   rst_n,
+    input                   d0,
+    input [31:0]            d32,
+    output [15:0]           o16,
+    output logic[7:0]       o8,
+    output logic            o1,
+    axi_stream_inf.slaver   axis_in,
+    axi_stream_inf.master   axis_out,
+    axi_stream_inf.mirror   axis_mirror,
+    data_inf_c.master       intf_data_inf,
+    axi_inf.slaver          taxi4_inf
+);
+end
+```
+## 4. always assign 
+```ruby 
+TdlBuild.test_module(__dir__) do 
+    input.clock         - 'clock'
+    input.reset('low')  - 'rst_n'
+    input               - 'd0'
+    input[32]           - 'd32'
+    output[16]          - 'o16'
+    output.logic[8]     - 'o8'
+    output.logic        - 'o1'
+
+    port.axis.slaver    - 'axis_in'
+    port.axis.master    - 'axis_out'
+    port.axis.mirror    - 'axis_mirror'
+
+    port.data_c.master  - 'intf_data_inf'
+    port.axi4.slaver    - 'taxi4_inf'
+
+
+    always_ff(posedge: clock,negedge: rst_n) do 
+        IF ~rst_n do 
+            o16 <= 0.A 
+        end
+        ELSE do 
+            IF d0 do 
+                o16 <= 1.A 
+            end 
+            ELSE do 
+                o16 <= o16 + 1.b1 
+            end
+        end
+    end
+
+    always_comb do 
+        o8  <= d32[7,0]
+    end
+
+    Assign do 
+        o1  <= 1.b0
+    end
+end
+```
+```systemverilog
+module test_module (
+    input                   clock,
+    input                   rst_n,
+    input                   d0,
+    input [31:0]            d32,
+    output [15:0]           o16,
+    output logic[7:0]       o8,
+    output logic            o1,
+    axi_stream_inf.slaver   axis_in,
+    axi_stream_inf.master   axis_out,
+    axi_stream_inf.mirror   axis_mirror,
+    data_inf_c.master       intf_data_inf,
+    axi_inf.slaver          taxi4_inf
+);
+
+always_ff@(posedge clock,negedge rst_n) begin 
+    if(~rst_n)begin
+         o16 <= '0;
+    end
+    else begin
+        if(d0)begin
+             o16 <= '1;
+        end
+        else begin
+             o16 <= ( o16+1'b1);
+        end
+    end
+end
+
+always_comb begin 
+     o8 = d32[7:0];
+end
+
+assign  o1 = 1'b0;
+
+endmodule
+```
+## 5. generate
+```ruby
+TdlBuild.test_generate(__dir__) do 
+    parameter.NUM       8
+    input[8]            - 'ain'
+    output[8]           - 'bout'
+
+    input[param.NUM,6]  - 'cin'
+    output[6,param.NUM] - 'dout'
+
+    input[param.NUM]    - 'ein'
+    output[param.NUM]   - 'fout'
+
+    generate(8) do |kk|
+        Assign do 
+            bout[kk]    <= ain[7-kk]
+        end
+    end
+
+    generate(param.NUM) do |cc|
+        IF cc < 4 do
+            Assign do  
+                dout[cc]    <= cin[cc]
+            end
+        end
+        ELSE do 
+            Assign do 
+                dout[cc]    <= cin[cc] + cc 
+            end
+        end
+    end
+
+    generate(param.NUM,6) do |ii,gg|
+        Assign do 
+            fout[ii][gg]    <= ein[gg][ii]
+        end
+    end
+end
+```
+```systemverilog
+module test_generate #(
+    parameter  NUM = 8
+)(
+    input [7:0]       ain,
+    output [7:0]      bout,
+    input [5:0]       cin  [NUM-1:0],
+    output [ NUM-1:0] dout [6-1:0],
+    input [ NUM-1:0]  ein,
+    output [ NUM-1:0] fout
+);
+
+generate
+for(genvar KK0=0;KK0 < 8;KK0++)begin
+    assign  bout[ KK0] = ain[ 7-( KK0)];
+end
+endgenerate
+
+generate
+for(genvar KK0=0;KK0 < NUM;KK0++)begin
+
+    if( KK0<4)begin
+        assign  dout[ KK0] = cin[ KK0];
+    end 
+    else begin
+        assign  dout[ KK0] = ( cin[ KK0]+( KK0));
+    end
+end
+endgenerate
+
+generate
+for(genvar KK0=0;KK0 < NUM;KK0++)begin
+    for(genvar KK1=0;KK1 < 6;KK1++)begin
+        assign  fout[ KK0][ KK1] = ein[ KK1][ KK0];
+    end
+end
+endgenerate
+
+endmodule
+```
+
+## 6. combin logic
+```ruby
+TdlBuild.test_logic_combin(__dir__) do 
+    logic[7]    - 'a0'
+    logic[5]    - 'a1'
+    logic[9]    - 'a2'
+    logic[9+5+7]    - 'ca'
+
+    logic[2,8]  - 'b0'
+    logic[16]   - 'b1'
+    logic[32]   - 'cb'
+
+    logic[1,8]  - 'c0'
+    logic[3,8]  - 'c1'
+    logic[2,16] - 'cc'
+
+    Assign do 
+        ca <= logic_bind_(a0, a1, a2)
+        cb <= self.>>(b1, b0)
+        cc <= self.<<(c0, c1)
+    end
+end
+```
+```systemverilog
+module test_logic_combin ();
+
+logic [7-1:0]  a0 ;
+logic [5-1:0]  a1 ;
+logic [9-1:0]  a2 ;
+logic [21-1:0]  ca ;
+logic [8-1:0]  b0[2-1:0] ;
+logic [16-1:0]  b1 ;
+logic [32-1:0]  cb ;
+logic [8-1:0]  c0[1-1:0] ;
+logic [8-1:0]  c1[3-1:0] ;
+logic [16-1:0]  cc[2-1:0] ;
+
+assign  ca = {a0,a1,a2};
+assign  cb = {>>{b1,b0}};
+assign  cc = {<<{c0,c1}};
+
+endmodule
+```
+
+

data/README.md

@@ -1,47 +1,53 @@
 # Axi
-  It is a wonderful library of axi4, but it is not full axi4, It is designed by systemverilog. I compact axi4 and add something to it. 
-# Other
-  It contain a simple interface that only define three signals, `valid`, `ready`, and `data`. I think it is useful for design. 
+  axi是一个 axi4 拓展库，它使用的是删减版的AXI4协议，使用systemverilog开发，除此外我还拓展了AXI4的一些信号。
 
-## What is tdl?
-  tdl is a hardware Construction language, it like chisel, but more intresting. It is a DSL and base on ruby. Finally, it convert to systemverilog. And it depend on the axi library of my other github respo.
+  axi hdl 所在路径可以如下Ruby 脚本获取
+```ruby
+require 'axi_tdl'
+AxiTdl::AXI_PATH
+```
+# 其他
+  此库还包含一个简单的接口定义, 接口信号只有 `valid`, `ready`, 和 `data`. 对于一些轻量设计很有帮助。
+
+## tdl 是什么？
+  tdl 是一种硬件构造语言, 和chisel类似, 但是更加有趣, 他是一种基于Ruby的DSL. 最终它会编译输出systemverilog。 tdl也是基于axi库做的设计。这两部分都包含这此gem包中。
 
-## What tdl can do?
-  When you write RTL code by tdl, it look like systemverilog. And not only that, you can verify design by tdl. Even more, you can construct `Logic System`, I think it is main difference between tdl and other hardware Construction languages. 
+## tdl 能做什么？
+  使用tdl做设计开发, 语法类似systemverilog，这样更亲切。不止于此, tdl加入了大量的验证语法。tdl创建的初衷就是为了快速构建`逻辑系统`, 这就是tdl和其他硬件构造语言最大的区别。
 
-## Installation
+## 安装
 
-Add this line to your application's Gemfile:
+ Gemfile中添加:
 
 ```ruby
 gem 'axi_tdl'
 ```
 
-And then execute:
+然后执行:
 
     $ bundle
 
-Or install it yourself as:
+或则通过gem命令安装:
 
     $ gem install axi_tdl
 
-## Code Example
+## 代码示例
 
-### 1. define module 
-It will create a module of systemverilog that name is `test_module` in current dir.
+### 1. 定义模块 
+在当前tdl所在的路径创建一个systemverilog模块文件，模块名为 `test_module`.
 ```ruby 
 TdlBuild.test_module(__dir__) do
 ## Other code
 end
 ```
-the sv file look like this
+输出的systemverilog 文件如下：
 ```systemverilog
 `timescale 1ns/1ps
 module test_module(
 );
 endmodule
 ```
-### 2. ports
+### 2. 端口
 ```ruby 
 TdlBuild.test_module(__dir__) do 
     input.clock         - 'clock'
@@ -66,7 +72,7 @@ module test_module (
 endmodule
 ```
 
-## 3. interface
+## 3. 接口
 ```ruby 
 TdlBuild.test_interface(__dir__) do 
 
@@ -264,7 +270,7 @@ endgenerate
 endmodule
 ```
 
-## 6. combin logic
+## 6. 合并 logic
 ```ruby
 TdlBuild.test_logic_combin(__dir__) do 
     logic[7]    - 'a0'

data/axi_tdl.gemspec

@@ -9,8 +9,8 @@ Gem::Specification.new do |spec|
   spec.authors       = ["Cook.Darwin"]
   spec.email         = ["cook_darwin@hotmail.com"]
 
-  spec.summary       = %q{Axi is a light weight axi library. Tdl is a hardware Construction language}
-  spec.description   = %q{tdl is a hardware Construction language, it like chisel, but more intresting. It is a DSL and base on ruby. Finally, it convert to systemverilog. }
+  spec.summary       = %q{Axi 是一个轻量级的AXI4库. Tdl 是一种硬件构造语言}
+  spec.description   = %q{tdl 是一种硬件构造语言, 和chisel类似, 但是更加有趣, 他是一种基于Ruby的DSL. 最终它会编译输出systemverilog 。 }
   spec.homepage      = "https://www.github.com/CookDarwin/axi_tdl"
   # spec.homepage      = "https://rubygems.org/gems/axi_tdl"
   spec.license       = "LGPL-2.1"

data/lib/axi/AXI4/axi4_dpram_cache.rb

@@ -3,6 +3,7 @@ require_hdl File.join(__dir__,'full_axi4_to_axis_partition_wr_rd.sv')
 require_sdl 'common_ram_wrapper.rb'
 
 require_hdl File.join(__dir__,"./full_axi4_to_axis.sv")
+require_hdl 'data_inf_c_planer_A1.sv'
 
 TdlBuild.axi4_dpram_cache(__dir__) do 
     parameter.INIT_FILE     ''