pydisseqt 0.1.18__cp312-cp312-manylinux_2_17_armv7l.manylinux2014_armv7l.whl → 0.2.1__cp312-cp312-manylinux_2_17_armv7l.manylinux2014_armv7l.whl

pydisseqt-0.2.1.dist-info/METADATA

@@ -0,0 +1,8 @@
+Metadata-Version: 2.4
+Name: pydisseqt
+Version: 0.2.1
+Classifier: Programming Language :: Rust
+Classifier: Programming Language :: Python :: Implementation :: CPython
+Classifier: Programming Language :: Python :: Implementation :: PyPy
+License-File: LICENSE
+Requires-Python: >=3.8

pydisseqt-0.2.1.dist-info/RECORD

@@ -0,0 +1,8 @@
+pydisseqt-0.2.1.dist-info/METADATA,sha256=sPzB2JT5eWo7zjwra_8iSV4bBmehWSIVDAf5QpBbJi8,280
+pydisseqt-0.2.1.dist-info/WHEEL,sha256=RUbSnrpLJbMGr4iQM03Bzbhvv4yIQDW49mKbj9jY-bQ,129
+pydisseqt-0.2.1.dist-info/licenses/LICENSE,sha256=1shpP5b6mRn1STjctDxMZ3HMCLfJCrkdH0lzSMBkZj4,1072
+pydisseqt/__init__.py,sha256=vPtTfcEL0sG0uHstfYvhLRm1_eYmLNM57olRJPziqc4,119
+pydisseqt/__init__.pyi,sha256=KdxtrmmCSeW_P6GMCtQGjJwR7zX8hML9ECY-sLIHcCA,3536
+pydisseqt/py.typed,sha256=47DEQpj8HBSa-_TImW-5JCeuQeRkm5NMpJWZG3hSuFU,0
+pydisseqt/pydisseqt.cpython-312-arm-linux-gnueabihf.so,sha256=E6t541LCppn5V_fvZu5DkZl6_PSM6kTuu8OeqWYeaC0,1136508
+pydisseqt-0.2.1.dist-info/RECORD,,

{pydisseqt-0.1.18.dist-info → pydisseqt-0.2.1.dist-info}/WHEEL

@@ -1,4 +1,4 @@
 Wheel-Version: 1.0
-Generator: maturin (1.8.2)
+Generator: maturin (1.9.6)
 Root-Is-Purelib: false
 Tag: cp312-cp312-manylinux_2_17_armv7l.manylinux2014_armv7l

pydisseqt-0.1.18.dist-info/METADATA

@@ -1,47 +0,0 @@
-Metadata-Version: 2.4
-Name: pydisseqt
-Version: 0.1.18
-Classifier: Programming Language :: Rust
-Classifier: Programming Language :: Python :: Implementation :: CPython
-Classifier: Programming Language :: Python :: Implementation :: PyPy
-License-File: LICENSE
-Requires-Python: >=3.8
-Description-Content-Type: text/markdown; charset=UTF-8; variant=GFM
-
-Python wrapper around [disseqt](https://github.com/pulseq-frame/disseqt) built using https://github.com/PyO3/maturin
-
-# Changelog:
-
-- 0.1.18:
-  - Updated disseqt for adc phase conversion bugfix
-- 0.1.17:
-  - Updated disseqt for pulse phase conversion bugfix
-- 0.1.15
-  - Update disseqt: fall back to NC1 file for pulse phase if RFP was not found
-- 0.1.14
-  - Updated disseqt to support fixed ADC resolution that does not align to grid
-- 0.1.13
-  - Updated pulseq-rs for support of shim shape 0
-- 0.1.12
-  - Updated typing info
-- 0.1.11
-  - Implemented pTx extension to correctly forward through pydisseqt
-- 0.1.10
-  - Updated pulseq-rs: can now load .seq files using the rfshim pTx extension
-- 0.1.9
-  - Updated disseqt: Now respects ref_voltage for correct units on .dsv import
-- 0.1.8
-  - Updated disseqt: Make pulse phase (RFP) file optional as it is not always provided
-- 0.1.5
-  - Switched to WIP disseqt that includes a .dsv backend
-- 0.1.4
-  - Updated disseqt: allow backwards integration in integrate and integrate_one (t_start >= t_end)
-- 0.1.3
-  - Updated disseqt, fixed trap integration bug
-- 0.1.2
-  - Updated pulseq-rs: allow empty .seq file sections
-- 0.1.1
-  - Updated disseqt, use double precision floats
-- 0.1.0
-  - Baseline
-

pydisseqt-0.1.18.dist-info/RECORD

@@ -1,8 +0,0 @@
-pydisseqt-0.1.18.dist-info/METADATA,sha256=viWHaemJvsCwCCIFWjW_bmlNcZata_1BwbpeH0jjHAk,1593
-pydisseqt-0.1.18.dist-info/WHEEL,sha256=OtKs1pSZzLo5qwT_RYz8KbzaM8hYer4JZczCC6iqMZw,129
-pydisseqt-0.1.18.dist-info/licenses/LICENSE,sha256=1shpP5b6mRn1STjctDxMZ3HMCLfJCrkdH0lzSMBkZj4,1072
-pydisseqt/__init__.py,sha256=vPtTfcEL0sG0uHstfYvhLRm1_eYmLNM57olRJPziqc4,119
-pydisseqt/__init__.pyi,sha256=KdxtrmmCSeW_P6GMCtQGjJwR7zX8hML9ECY-sLIHcCA,3536
-pydisseqt/py.typed,sha256=47DEQpj8HBSa-_TImW-5JCeuQeRkm5NMpJWZG3hSuFU,0
-pydisseqt/pydisseqt.cpython-312-arm-linux-gnueabihf.so,sha256=59JN7QOFknjKeKUCgFPraDcqrIJYVZ8OzCtXDbEYB0s,1147028
-pydisseqt-0.1.18.dist-info/RECORD,,