lief 0.17.3__cp38-cp38-musllinux_1_2_x86_64.whl
This diff represents the content of publicly available package versions that have been released to one of the supported registries. The information contained in this diff is provided for informational purposes only and reflects changes between package versions as they appear in their respective public registries.
- lief/ART/__init__.pyi +102 -0
- lief/Android/__init__.pyi +33 -0
- lief/COFF/__init__.pyi +708 -0
- lief/DEX/__init__.pyi +518 -0
- lief/ELF/__init__.pyi +5801 -0
- lief/MachO/__init__.pyi +3098 -0
- lief/OAT/__init__.pyi +351 -0
- lief/PE/__init__.pyi +4710 -0
- lief/PE/unwind_aarch64/__init__.pyi +58 -0
- lief/PE/unwind_x64/__init__.pyi +53 -0
- lief/VDEX/__init__.pyi +56 -0
- lief/__init__.py +16 -0
- lief/__init__.pyi +600 -0
- lief/_lief.so +0 -0
- lief/assembly/__init__.pyi +121 -0
- lief/assembly/aarch64/__init__.pyi +22326 -0
- lief/assembly/aarch64/operands/__init__.pyi +48 -0
- lief/assembly/arm/__init__.pyi +9034 -0
- lief/assembly/ebpf/__init__.pyi +1038 -0
- lief/assembly/mips/__init__.pyi +5836 -0
- lief/assembly/powerpc/__init__.pyi +5826 -0
- lief/assembly/riscv/__init__.pyi +28636 -0
- lief/assembly/x86/__init__.pyi +45477 -0
- lief/assembly/x86/operands/__init__.pyi +32 -0
- lief/dsc/__init__.pyi +226 -0
- lief/dwarf/__init__.pyi +306 -0
- lief/dwarf/editor/__init__.pyi +138 -0
- lief/dwarf/parameters/__init__.pyi +14 -0
- lief/dwarf/types/__init__.pyi +167 -0
- lief/logging/__init__.pyi +44 -0
- lief/objc/__init__.pyi +89 -0
- lief/pdb/__init__.pyi +336 -0
- lief/pdb/types/__init__.pyi +69 -0
- lief/py.typed +0 -0
- lief-0.17.3.dist-info/METADATA +85 -0
- lief-0.17.3.dist-info/RECORD +37 -0
- lief-0.17.3.dist-info/WHEEL +5 -0
|
@@ -0,0 +1,48 @@
|
|
|
1
|
+
import enum
|
|
2
|
+
import lief.assembly.aarch64
|
|
3
|
+
from typing import Iterator, Optional, Union
|
|
4
|
+
|
|
5
|
+
import lief.assembly.aarch64
|
|
6
|
+
|
|
7
|
+
|
|
8
|
+
class Immediate(lief.assembly.aarch64.Operand):
|
|
9
|
+
@property
|
|
10
|
+
def value(self) -> int: ...
|
|
11
|
+
|
|
12
|
+
class Register(lief.assembly.aarch64.Operand):
|
|
13
|
+
@property
|
|
14
|
+
def value(self) -> Optional[Union[lief.assembly.aarch64.REG, lief.assembly.aarch64.SYSREG]]: ...
|
|
15
|
+
|
|
16
|
+
class Memory(lief.assembly.aarch64.Operand):
|
|
17
|
+
class SHIFT(enum.Enum):
|
|
18
|
+
UNKNOWN = 0
|
|
19
|
+
|
|
20
|
+
LSL = 1
|
|
21
|
+
|
|
22
|
+
UXTX = 2
|
|
23
|
+
|
|
24
|
+
UXTW = 3
|
|
25
|
+
|
|
26
|
+
SXTX = 4
|
|
27
|
+
|
|
28
|
+
SXTW = 5
|
|
29
|
+
|
|
30
|
+
class shift_info_t:
|
|
31
|
+
@property
|
|
32
|
+
def type(self) -> Memory.SHIFT: ...
|
|
33
|
+
|
|
34
|
+
@property
|
|
35
|
+
def value(self) -> int: ...
|
|
36
|
+
|
|
37
|
+
@property
|
|
38
|
+
def base(self) -> lief.assembly.aarch64.REG: ...
|
|
39
|
+
|
|
40
|
+
@property
|
|
41
|
+
def offset(self) -> Optional[Union[lief.assembly.aarch64.REG, int]]: ...
|
|
42
|
+
|
|
43
|
+
@property
|
|
44
|
+
def shift(self) -> Memory.shift_info_t: ...
|
|
45
|
+
|
|
46
|
+
class PCRelative(lief.assembly.aarch64.Operand):
|
|
47
|
+
@property
|
|
48
|
+
def value(self) -> int: ...
|