cirq-core 1.6.0.dev20250520204921__py3-none-any.whl → 1.6.0.dev20250520231246__py3-none-any.whl
This diff represents the content of publicly available package versions that have been released to one of the supported registries. The information contained in this diff is provided for informational purposes only and reflects changes between package versions as they appear in their respective public registries.
Potentially problematic release.
This version of cirq-core might be problematic. Click here for more details.
- cirq/_version.py +1 -1
- cirq/_version_test.py +1 -1
- cirq/contrib/qasm_import/_parser.py +86 -53
- cirq/contrib/qasm_import/_parser_test.py +157 -1
- {cirq_core-1.6.0.dev20250520204921.dist-info → cirq_core-1.6.0.dev20250520231246.dist-info}/METADATA +1 -1
- {cirq_core-1.6.0.dev20250520204921.dist-info → cirq_core-1.6.0.dev20250520231246.dist-info}/RECORD +9 -9
- {cirq_core-1.6.0.dev20250520204921.dist-info → cirq_core-1.6.0.dev20250520231246.dist-info}/WHEEL +0 -0
- {cirq_core-1.6.0.dev20250520204921.dist-info → cirq_core-1.6.0.dev20250520231246.dist-info}/licenses/LICENSE +0 -0
- {cirq_core-1.6.0.dev20250520204921.dist-info → cirq_core-1.6.0.dev20250520231246.dist-info}/top_level.txt +0 -0
cirq/_version.py
CHANGED
cirq/_version_test.py
CHANGED
|
@@ -228,41 +228,54 @@ class QasmParser:
|
|
|
228
228
|
}
|
|
229
229
|
|
|
230
230
|
qelib_gates = {
|
|
231
|
-
'
|
|
232
|
-
|
|
233
|
-
|
|
234
|
-
'sx': QasmGateStatement(
|
|
235
|
-
qasm_gate='sx', num_params=0, num_args=1, cirq_gate=ops.XPowGate(exponent=0.5)
|
|
231
|
+
'ccx': QasmGateStatement(qasm_gate='ccx', num_params=0, num_args=3, cirq_gate=ops.CCX),
|
|
232
|
+
'ch': QasmGateStatement(
|
|
233
|
+
qasm_gate='ch', cirq_gate=ops.ControlledGate(ops.H), num_params=0, num_args=2
|
|
236
234
|
),
|
|
237
|
-
'
|
|
238
|
-
qasm_gate='
|
|
235
|
+
'crx': QasmGateStatement(
|
|
236
|
+
qasm_gate='crx',
|
|
237
|
+
num_params=1,
|
|
238
|
+
num_args=2,
|
|
239
|
+
cirq_gate=(lambda params: ops.ControlledGate(ops.rx(params[0]))),
|
|
239
240
|
),
|
|
240
|
-
'
|
|
241
|
-
qasm_gate='
|
|
241
|
+
'cry': QasmGateStatement(
|
|
242
|
+
qasm_gate='cry',
|
|
243
|
+
num_params=1,
|
|
244
|
+
num_args=2,
|
|
245
|
+
cirq_gate=(lambda params: ops.ControlledGate(ops.ry(params[0]))),
|
|
242
246
|
),
|
|
243
|
-
'
|
|
244
|
-
qasm_gate='
|
|
247
|
+
'crz': QasmGateStatement(
|
|
248
|
+
qasm_gate='crz',
|
|
249
|
+
num_params=1,
|
|
250
|
+
num_args=2,
|
|
251
|
+
cirq_gate=(lambda params: ops.ControlledGate(ops.rz(params[0]))),
|
|
245
252
|
),
|
|
246
|
-
'
|
|
247
|
-
qasm_gate='
|
|
253
|
+
'cswap': QasmGateStatement(
|
|
254
|
+
qasm_gate='cswap', num_params=0, num_args=3, cirq_gate=ops.CSWAP
|
|
248
255
|
),
|
|
249
|
-
'
|
|
250
|
-
qasm_gate='
|
|
251
|
-
cirq_gate=(lambda params: QasmUGate(0, 0, params[0] / np.pi)),
|
|
256
|
+
'cu1': QasmGateStatement(
|
|
257
|
+
qasm_gate='cu1',
|
|
252
258
|
num_params=1,
|
|
253
|
-
num_args=
|
|
254
|
-
|
|
255
|
-
'u2': QasmGateStatement(
|
|
256
|
-
qasm_gate='u2',
|
|
257
|
-
cirq_gate=(lambda params: QasmUGate(0.5, params[0] / np.pi, params[1] / np.pi)),
|
|
258
|
-
num_params=2,
|
|
259
|
-
num_args=1,
|
|
259
|
+
num_args=2,
|
|
260
|
+
cirq_gate=(lambda params: ops.ControlledGate(QasmUGate(0, 0, params[0] / np.pi))),
|
|
260
261
|
),
|
|
261
|
-
'
|
|
262
|
-
qasm_gate='
|
|
262
|
+
'cu3': QasmGateStatement(
|
|
263
|
+
qasm_gate='cu3',
|
|
263
264
|
num_params=3,
|
|
264
|
-
num_args=
|
|
265
|
-
cirq_gate=(lambda params: QasmUGate(*[p / np.pi for p in params])),
|
|
265
|
+
num_args=2,
|
|
266
|
+
cirq_gate=(lambda params: ops.ControlledGate(QasmUGate(*[p / np.pi for p in params]))),
|
|
267
|
+
),
|
|
268
|
+
'cx': QasmGateStatement(qasm_gate='cx', cirq_gate=CX, num_params=0, num_args=2),
|
|
269
|
+
'cy': QasmGateStatement(
|
|
270
|
+
qasm_gate='cy', cirq_gate=ops.ControlledGate(ops.Y), num_params=0, num_args=2
|
|
271
|
+
),
|
|
272
|
+
'cz': QasmGateStatement(qasm_gate='cz', cirq_gate=ops.CZ, num_params=0, num_args=2),
|
|
273
|
+
'h': QasmGateStatement(qasm_gate='h', num_params=0, num_args=1, cirq_gate=ops.H),
|
|
274
|
+
'id': QasmGateStatement(
|
|
275
|
+
qasm_gate='id', cirq_gate=ops.IdentityGate(1), num_params=0, num_args=1
|
|
276
|
+
),
|
|
277
|
+
'iswap': QasmGateStatement(
|
|
278
|
+
qasm_gate='iswap', cirq_gate=ops.ISwapPowGate(), num_params=0, num_args=2
|
|
266
279
|
),
|
|
267
280
|
'r': QasmGateStatement(
|
|
268
281
|
qasm_gate='r',
|
|
@@ -274,45 +287,65 @@ class QasmParser:
|
|
|
274
287
|
)
|
|
275
288
|
),
|
|
276
289
|
),
|
|
277
|
-
'
|
|
278
|
-
|
|
279
|
-
'z': QasmGateStatement(qasm_gate='z', num_params=0, num_args=1, cirq_gate=ops.Z),
|
|
280
|
-
'h': QasmGateStatement(qasm_gate='h', num_params=0, num_args=1, cirq_gate=ops.H),
|
|
281
|
-
's': QasmGateStatement(qasm_gate='s', num_params=0, num_args=1, cirq_gate=ops.S),
|
|
282
|
-
't': QasmGateStatement(qasm_gate='t', num_params=0, num_args=1, cirq_gate=ops.T),
|
|
283
|
-
'cx': QasmGateStatement(qasm_gate='cx', cirq_gate=CX, num_params=0, num_args=2),
|
|
284
|
-
'cy': QasmGateStatement(
|
|
285
|
-
qasm_gate='cy', cirq_gate=ops.ControlledGate(ops.Y), num_params=0, num_args=2
|
|
290
|
+
'rx': QasmGateStatement(
|
|
291
|
+
qasm_gate='rx', cirq_gate=(lambda params: ops.rx(params[0])), num_params=1, num_args=1
|
|
286
292
|
),
|
|
287
|
-
'
|
|
288
|
-
|
|
289
|
-
qasm_gate='ch', cirq_gate=ops.ControlledGate(ops.H), num_params=0, num_args=2
|
|
293
|
+
'ry': QasmGateStatement(
|
|
294
|
+
qasm_gate='ry', cirq_gate=(lambda params: ops.ry(params[0])), num_params=1, num_args=1
|
|
290
295
|
),
|
|
291
|
-
'
|
|
292
|
-
qasm_gate='
|
|
296
|
+
'ryy': QasmGateStatement(
|
|
297
|
+
qasm_gate='ryy',
|
|
293
298
|
num_params=1,
|
|
294
299
|
num_args=2,
|
|
295
|
-
cirq_gate=(lambda params: ops.
|
|
300
|
+
cirq_gate=(lambda params: ops.YYPowGate(exponent=params[0] / np.pi)),
|
|
296
301
|
),
|
|
297
|
-
'
|
|
298
|
-
qasm_gate='
|
|
299
|
-
|
|
302
|
+
'rz': QasmGateStatement(
|
|
303
|
+
qasm_gate='rz', cirq_gate=(lambda params: ops.rz(params[0])), num_params=1, num_args=1
|
|
304
|
+
),
|
|
305
|
+
'rxx': QasmGateStatement(
|
|
306
|
+
qasm_gate='rxx',
|
|
307
|
+
num_params=1,
|
|
300
308
|
num_args=2,
|
|
301
|
-
cirq_gate=(lambda params: ops.
|
|
309
|
+
cirq_gate=(lambda params: ops.XXPowGate(exponent=params[0] / np.pi)),
|
|
302
310
|
),
|
|
303
|
-
'
|
|
304
|
-
qasm_gate='
|
|
311
|
+
'rzz': QasmGateStatement(
|
|
312
|
+
qasm_gate='rzz',
|
|
305
313
|
num_params=1,
|
|
306
314
|
num_args=2,
|
|
307
|
-
cirq_gate=(lambda params: ops.
|
|
315
|
+
cirq_gate=(lambda params: ops.ZZPowGate(exponent=params[0] / np.pi)),
|
|
308
316
|
),
|
|
317
|
+
's': QasmGateStatement(qasm_gate='s', num_params=0, num_args=1, cirq_gate=ops.S),
|
|
318
|
+
'sdg': QasmGateStatement(qasm_gate='sdg', num_params=0, num_args=1, cirq_gate=ops.S**-1),
|
|
309
319
|
'swap': QasmGateStatement(qasm_gate='swap', cirq_gate=ops.SWAP, num_params=0, num_args=2),
|
|
310
|
-
'
|
|
311
|
-
qasm_gate='
|
|
320
|
+
'sx': QasmGateStatement(
|
|
321
|
+
qasm_gate='sx', num_params=0, num_args=1, cirq_gate=ops.XPowGate(exponent=0.5)
|
|
312
322
|
),
|
|
313
|
-
'
|
|
314
|
-
|
|
323
|
+
'sxdg': QasmGateStatement(
|
|
324
|
+
qasm_gate='sxdg', num_params=0, num_args=1, cirq_gate=ops.XPowGate(exponent=-0.5)
|
|
325
|
+
),
|
|
326
|
+
't': QasmGateStatement(qasm_gate='t', num_params=0, num_args=1, cirq_gate=ops.T),
|
|
315
327
|
'tdg': QasmGateStatement(qasm_gate='tdg', num_params=0, num_args=1, cirq_gate=ops.T**-1),
|
|
328
|
+
'u1': QasmGateStatement(
|
|
329
|
+
qasm_gate='u1',
|
|
330
|
+
cirq_gate=(lambda params: QasmUGate(0, 0, params[0] / np.pi)),
|
|
331
|
+
num_params=1,
|
|
332
|
+
num_args=1,
|
|
333
|
+
),
|
|
334
|
+
'u2': QasmGateStatement(
|
|
335
|
+
qasm_gate='u2',
|
|
336
|
+
cirq_gate=(lambda params: QasmUGate(0.5, params[0] / np.pi, params[1] / np.pi)),
|
|
337
|
+
num_params=2,
|
|
338
|
+
num_args=1,
|
|
339
|
+
),
|
|
340
|
+
'u3': QasmGateStatement(
|
|
341
|
+
qasm_gate='u3',
|
|
342
|
+
num_params=3,
|
|
343
|
+
num_args=1,
|
|
344
|
+
cirq_gate=(lambda params: QasmUGate(*[p / np.pi for p in params])),
|
|
345
|
+
),
|
|
346
|
+
'x': QasmGateStatement(qasm_gate='x', num_params=0, num_args=1, cirq_gate=ops.X),
|
|
347
|
+
'y': QasmGateStatement(qasm_gate='y', num_params=0, num_args=1, cirq_gate=ops.Y),
|
|
348
|
+
'z': QasmGateStatement(qasm_gate='z', num_params=0, num_args=1, cirq_gate=ops.Z),
|
|
316
349
|
}
|
|
317
350
|
|
|
318
351
|
tokens = QasmLexer.tokens
|
|
@@ -1053,7 +1053,7 @@ def test_two_qubit_gates_not_enough_args(qasm_gate: str) -> None:
|
|
|
1053
1053
|
include "qelib1.inc";
|
|
1054
1054
|
qreg q[2];
|
|
1055
1055
|
{qasm_gate} q[0];
|
|
1056
|
-
"""
|
|
1056
|
+
"""
|
|
1057
1057
|
|
|
1058
1058
|
parser = QasmParser()
|
|
1059
1059
|
|
|
@@ -1514,3 +1514,159 @@ def test_nested_custom_gate_has_keyword_in_name() -> None:
|
|
|
1514
1514
|
parser = QasmParser()
|
|
1515
1515
|
parsed_qasm = parser.parse(qasm)
|
|
1516
1516
|
assert parsed_qasm.circuit == expected
|
|
1517
|
+
|
|
1518
|
+
|
|
1519
|
+
def test_rzz_gate():
|
|
1520
|
+
qasm = """
|
|
1521
|
+
OPENQASM 2.0;
|
|
1522
|
+
include "qelib1.inc";
|
|
1523
|
+
qreg q[2];
|
|
1524
|
+
rzz(pi/2) q[0],q[1];
|
|
1525
|
+
"""
|
|
1526
|
+
parser = QasmParser()
|
|
1527
|
+
|
|
1528
|
+
q0, q1 = cirq.NamedQubit('q_0'), cirq.NamedQubit('q_1')
|
|
1529
|
+
|
|
1530
|
+
expected_circuit = Circuit()
|
|
1531
|
+
expected_circuit.append(cirq.ZZPowGate(exponent=0.5).on(q0, q1))
|
|
1532
|
+
|
|
1533
|
+
parsed_qasm = parser.parse(qasm)
|
|
1534
|
+
|
|
1535
|
+
assert parsed_qasm.supportedFormat
|
|
1536
|
+
assert parsed_qasm.qelib1Include
|
|
1537
|
+
|
|
1538
|
+
ct.assert_same_circuits(parsed_qasm.circuit, expected_circuit)
|
|
1539
|
+
assert parsed_qasm.qregs == {'q': 2}
|
|
1540
|
+
|
|
1541
|
+
|
|
1542
|
+
def test_rxx_gate():
|
|
1543
|
+
qasm = """
|
|
1544
|
+
OPENQASM 2.0;
|
|
1545
|
+
include "qelib1.inc";
|
|
1546
|
+
qreg q[2];
|
|
1547
|
+
rxx(pi/4) q[0],q[1];
|
|
1548
|
+
"""
|
|
1549
|
+
parser = QasmParser()
|
|
1550
|
+
|
|
1551
|
+
q0, q1 = cirq.NamedQubit('q_0'), cirq.NamedQubit('q_1')
|
|
1552
|
+
|
|
1553
|
+
expected_circuit = Circuit()
|
|
1554
|
+
expected_circuit.append(cirq.XXPowGate(exponent=0.25).on(q0, q1))
|
|
1555
|
+
|
|
1556
|
+
parsed_qasm = parser.parse(qasm)
|
|
1557
|
+
|
|
1558
|
+
assert parsed_qasm.supportedFormat
|
|
1559
|
+
assert parsed_qasm.qelib1Include
|
|
1560
|
+
|
|
1561
|
+
ct.assert_same_circuits(parsed_qasm.circuit, expected_circuit)
|
|
1562
|
+
assert parsed_qasm.qregs == {'q': 2}
|
|
1563
|
+
|
|
1564
|
+
|
|
1565
|
+
def test_ryy_gate():
|
|
1566
|
+
qasm = """
|
|
1567
|
+
OPENQASM 2.0;
|
|
1568
|
+
include "qelib1.inc";
|
|
1569
|
+
qreg q[2];
|
|
1570
|
+
ryy(pi/3) q[0],q[1];
|
|
1571
|
+
"""
|
|
1572
|
+
parser = QasmParser()
|
|
1573
|
+
|
|
1574
|
+
q0, q1 = cirq.NamedQubit('q_0'), cirq.NamedQubit('q_1')
|
|
1575
|
+
|
|
1576
|
+
expected_circuit = Circuit()
|
|
1577
|
+
expected_circuit.append(cirq.YYPowGate(exponent=1 / 3).on(q0, q1))
|
|
1578
|
+
|
|
1579
|
+
parsed_qasm = parser.parse(qasm)
|
|
1580
|
+
|
|
1581
|
+
assert parsed_qasm.supportedFormat
|
|
1582
|
+
assert parsed_qasm.qelib1Include
|
|
1583
|
+
|
|
1584
|
+
ct.assert_same_circuits(parsed_qasm.circuit, expected_circuit)
|
|
1585
|
+
assert parsed_qasm.qregs == {'q': 2}
|
|
1586
|
+
|
|
1587
|
+
|
|
1588
|
+
def test_crx_gate():
|
|
1589
|
+
qasm = """
|
|
1590
|
+
OPENQASM 2.0;
|
|
1591
|
+
include "qelib1.inc";
|
|
1592
|
+
qreg q[2];
|
|
1593
|
+
crx(pi/7) q[0],q[1];
|
|
1594
|
+
"""
|
|
1595
|
+
parser = QasmParser()
|
|
1596
|
+
|
|
1597
|
+
q0, q1 = cirq.NamedQubit('q_0'), cirq.NamedQubit('q_1')
|
|
1598
|
+
|
|
1599
|
+
expected_circuit = Circuit()
|
|
1600
|
+
expected_circuit.append(cirq.ControlledGate(cirq.rx(np.pi / 7)).on(q0, q1))
|
|
1601
|
+
|
|
1602
|
+
parsed_qasm = parser.parse(qasm)
|
|
1603
|
+
|
|
1604
|
+
assert parsed_qasm.supportedFormat
|
|
1605
|
+
assert parsed_qasm.qelib1Include
|
|
1606
|
+
|
|
1607
|
+
ct.assert_same_circuits(parsed_qasm.circuit, expected_circuit)
|
|
1608
|
+
assert parsed_qasm.qregs == {'q': 2}
|
|
1609
|
+
|
|
1610
|
+
|
|
1611
|
+
def test_iswap_gate():
|
|
1612
|
+
qasm = """
|
|
1613
|
+
OPENQASM 2.0;
|
|
1614
|
+
include "qelib1.inc";
|
|
1615
|
+
qreg q[2];
|
|
1616
|
+
iswap q[0],q[1];
|
|
1617
|
+
"""
|
|
1618
|
+
parser = QasmParser()
|
|
1619
|
+
|
|
1620
|
+
q0, q1 = cirq.NamedQubit('q_0'), cirq.NamedQubit('q_1')
|
|
1621
|
+
|
|
1622
|
+
expected_circuit = Circuit()
|
|
1623
|
+
expected_circuit.append(cirq.ISwapPowGate().on(q0, q1))
|
|
1624
|
+
|
|
1625
|
+
parsed_qasm = parser.parse(qasm)
|
|
1626
|
+
|
|
1627
|
+
assert parsed_qasm.supportedFormat
|
|
1628
|
+
assert parsed_qasm.qelib1Include
|
|
1629
|
+
|
|
1630
|
+
ct.assert_same_circuits(parsed_qasm.circuit, expected_circuit)
|
|
1631
|
+
assert parsed_qasm.qregs == {'q': 2}
|
|
1632
|
+
|
|
1633
|
+
|
|
1634
|
+
@pytest.mark.parametrize(
|
|
1635
|
+
"qasm_gate,cirq_gate,num_params,num_args",
|
|
1636
|
+
[
|
|
1637
|
+
(name, stmt.cirq_gate, stmt.num_params, stmt.num_args)
|
|
1638
|
+
for name, stmt in QasmParser.qelib_gates.items()
|
|
1639
|
+
],
|
|
1640
|
+
)
|
|
1641
|
+
@pytest.mark.parametrize(
|
|
1642
|
+
"theta,theta_str", [(np.pi / 4, "pi/4"), (np.pi / 2, "pi/2"), (np.pi, "pi")]
|
|
1643
|
+
)
|
|
1644
|
+
def test_all_qelib_gates_unitary_equivalence(
|
|
1645
|
+
qasm_gate, cirq_gate, num_params, num_args, theta, theta_str
|
|
1646
|
+
):
|
|
1647
|
+
thetas = [theta] * num_params
|
|
1648
|
+
params_str = f"({','.join(theta_str for _ in range(num_params))})" if num_params else ""
|
|
1649
|
+
qubit_names, qubits = [], []
|
|
1650
|
+
for i in range(num_args):
|
|
1651
|
+
qubit_names.append(f"q[{i}]")
|
|
1652
|
+
qubits.append(cirq.NamedQubit(f"q_{i}"))
|
|
1653
|
+
qasm = f"""
|
|
1654
|
+
OPENQASM 2.0;
|
|
1655
|
+
include "qelib1.inc";
|
|
1656
|
+
qreg q[{num_args}];
|
|
1657
|
+
{qasm_gate}{params_str} {','.join(qubit_names)};
|
|
1658
|
+
"""
|
|
1659
|
+
|
|
1660
|
+
parser = QasmParser()
|
|
1661
|
+
parsed_qasm = parser.parse(qasm)
|
|
1662
|
+
if num_params:
|
|
1663
|
+
gate = cirq_gate(thetas)
|
|
1664
|
+
else:
|
|
1665
|
+
gate = cirq_gate
|
|
1666
|
+
expected = Circuit()
|
|
1667
|
+
expected.append(gate.on(*qubits))
|
|
1668
|
+
imported = list(parsed_qasm.circuit.all_operations())[0].gate
|
|
1669
|
+
U_native = cirq.unitary(gate)
|
|
1670
|
+
U_import = cirq.unitary(imported)
|
|
1671
|
+
assert np.allclose(U_import, U_native, atol=1e-8)
|
|
1672
|
+
assert parsed_qasm.qregs == {'q': num_args}
|
{cirq_core-1.6.0.dev20250520204921.dist-info → cirq_core-1.6.0.dev20250520231246.dist-info}/METADATA
RENAMED
|
@@ -1,6 +1,6 @@
|
|
|
1
1
|
Metadata-Version: 2.4
|
|
2
2
|
Name: cirq-core
|
|
3
|
-
Version: 1.6.0.
|
|
3
|
+
Version: 1.6.0.dev20250520231246
|
|
4
4
|
Summary: A framework for creating, editing, and invoking Noisy Intermediate Scale Quantum (NISQ) circuits.
|
|
5
5
|
Home-page: http://github.com/quantumlib/cirq
|
|
6
6
|
Author: The Cirq Developers
|
{cirq_core-1.6.0.dev20250520204921.dist-info → cirq_core-1.6.0.dev20250520231246.dist-info}/RECORD
RENAMED
|
@@ -4,8 +4,8 @@ cirq/_compat_test.py,sha256=ZSmenkbqEfRJpGsvutmV8vgIlfZCWj8GAVgi3t5YRso,34635
|
|
|
4
4
|
cirq/_doc.py,sha256=BrnoABo1hk5RgB3Cgww4zLHUfiyFny0F1V-tOMCbdaU,2909
|
|
5
5
|
cirq/_import.py,sha256=ixBu4EyGl46Ram2cP3p5eZVEFDW5L2DS-VyTjz4N9iw,8429
|
|
6
6
|
cirq/_import_test.py,sha256=oF4izzOVZLc7NZ0aZHFcGv-r01eiFFt_JORx_x7_D4s,1089
|
|
7
|
-
cirq/_version.py,sha256=
|
|
8
|
-
cirq/_version_test.py,sha256=
|
|
7
|
+
cirq/_version.py,sha256=F_zNYYfbEI2zjnyFTxHFFrdMY10yUHp_FcGQF9b441U,1206
|
|
8
|
+
cirq/_version_test.py,sha256=GU1UbKl0AW0YzXtwCvt54PTStiCR-HkyIjHcAltW4bs,155
|
|
9
9
|
cirq/conftest.py,sha256=X7yLFL8GLhg2CjPw0hp5e_dGASfvHx1-QT03aUbhKJw,1168
|
|
10
10
|
cirq/json_resolver_cache.py,sha256=S-zUVI4D_XnAxyR6z7WHDImCVmB_awJp6EStD1-CNPU,13621
|
|
11
11
|
cirq/py.typed,sha256=VFSlmh_lNwnaXzwY-ZuW-C2Ws5PkuDoVgBdNCs0jXJE,63
|
|
@@ -107,8 +107,8 @@ cirq/contrib/paulistring/separate_test.py,sha256=mp_ixjxS9-YypnJkgApFzSV0QGJt0SD
|
|
|
107
107
|
cirq/contrib/qasm_import/__init__.py,sha256=RKX0vGDC2Pe5rH5rM4ClXdvtrAU16ePFImQpiJtJVNo,744
|
|
108
108
|
cirq/contrib/qasm_import/_lexer.py,sha256=_XlorbGfEXgsqTZcGbtgfEgaJ6mJ8I51pEjlBsaOT6I,2965
|
|
109
109
|
cirq/contrib/qasm_import/_lexer_test.py,sha256=L1Deb3FO5urHnXN-nb4FRKpaDTqITTMLBeUu3JFeWaA,6254
|
|
110
|
-
cirq/contrib/qasm_import/_parser.py,sha256=
|
|
111
|
-
cirq/contrib/qasm_import/_parser_test.py,sha256=
|
|
110
|
+
cirq/contrib/qasm_import/_parser.py,sha256=Kl6xK6FqHnIyFQToIn4-0ClHgXEvUXJ1ISuDKw-cjI0,27138
|
|
111
|
+
cirq/contrib/qasm_import/_parser_test.py,sha256=D1AhyV9r4XOXjfllCFlnSC8LkEIvqXvnkUOraYHYG40,44355
|
|
112
112
|
cirq/contrib/qasm_import/exception.py,sha256=DdqXaHmZU1TaxaHqXW23yp9bqXxdxqkq4tErGd9VHj8,731
|
|
113
113
|
cirq/contrib/qasm_import/qasm.py,sha256=k_uX-ITaxHRcrP87kuUNgudloG_ns0HURJLoyq4scqU,989
|
|
114
114
|
cirq/contrib/qasm_import/qasm_test.py,sha256=NhGf4U_xYgJ4ZQmkS-5GoLWpJRweT1R38OcgHcau328,1898
|
|
@@ -1220,8 +1220,8 @@ cirq/work/sampler.py,sha256=rxbMWvrhu3gfNSBjZKozw28lLKVvBAS_1EGyPdYe8Xg,19041
|
|
|
1220
1220
|
cirq/work/sampler_test.py,sha256=SsMrRvLDYELyOAWLKISjkdEfrBwLYWRsT6D8WrsLM3Q,13533
|
|
1221
1221
|
cirq/work/zeros_sampler.py,sha256=Fs2JWwq0n9zv7_G5Rm-9vPeHUag7uctcMOHg0JTkZpc,2371
|
|
1222
1222
|
cirq/work/zeros_sampler_test.py,sha256=lQLgQDGBLtfImryys2HzQ2jOSGxHgc7-koVBUhv8qYk,3345
|
|
1223
|
-
cirq_core-1.6.0.
|
|
1224
|
-
cirq_core-1.6.0.
|
|
1225
|
-
cirq_core-1.6.0.
|
|
1226
|
-
cirq_core-1.6.0.
|
|
1227
|
-
cirq_core-1.6.0.
|
|
1223
|
+
cirq_core-1.6.0.dev20250520231246.dist-info/licenses/LICENSE,sha256=tAkwu8-AdEyGxGoSvJ2gVmQdcicWw3j1ZZueVV74M-E,11357
|
|
1224
|
+
cirq_core-1.6.0.dev20250520231246.dist-info/METADATA,sha256=_bjHe8YX1xQ07gOUPWPWCnnf3TpujsVlJQwQfoEwV94,4857
|
|
1225
|
+
cirq_core-1.6.0.dev20250520231246.dist-info/WHEEL,sha256=zaaOINJESkSfm_4HQVc5ssNzHCPXhJm0kEUakpsEHaU,91
|
|
1226
|
+
cirq_core-1.6.0.dev20250520231246.dist-info/top_level.txt,sha256=Sz9iOxHU0IEMLSFGwiwOCaN2e9K-jFbBbtpPN1hB73g,5
|
|
1227
|
+
cirq_core-1.6.0.dev20250520231246.dist-info/RECORD,,
|
{cirq_core-1.6.0.dev20250520204921.dist-info → cirq_core-1.6.0.dev20250520231246.dist-info}/WHEEL
RENAMED
|
File without changes
|
|
File without changes
|
|
File without changes
|