agent-skill-manager 1.22.0 → 2.0.0

package/node_modules/cpu-features/deps/cpu_features/include/cpuinfo_aarch64.h

@@ -1,259 +0,0 @@
-// Copyright 2017 Google LLC
-//
-// Licensed under the Apache License, Version 2.0 (the "License");
-// you may not use this file except in compliance with the License.
-// You may obtain a copy of the License at
-//
-//    http://www.apache.org/licenses/LICENSE-2.0
-//
-// Unless required by applicable law or agreed to in writing, software
-// distributed under the License is distributed on an "AS IS" BASIS,
-// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-// See the License for the specific language governing permissions and
-// limitations under the License.
-
-////////////////////////////////////////////////////////////////////////////////
-// A note on Windows AArch64 implementation
-////////////////////////////////////////////////////////////////////////////////
-
-// Getting cpu info via EL1 system registers is not possible, so we delegate it
-// to the Windows API (i.e., IsProcessorFeaturePresent and GetNativeSystemInfo).
-// The `implementer`, `variant` and `part` fields of the `Aarch64Info` struct
-// are not used, so they are set to 0. To get `revision` we use
-// `wProcessorRevision` from `SYSTEM_INFO`.
-//
-// Cryptographic Extension:
-// -----------------------------------------------------------------------------
-// According to documentation Arm Architecture Reference Manual for
-// A-profile architecture. A2.3 The Armv8 Cryptographic Extension. The Armv8.0
-// Cryptographic Extension provides instructions for the acceleration of
-// encryption and decryption, and includes the following features: FEAT_AES,
-// FEAT_PMULL, FEAT_SHA1, FEAT_SHA256.
-// see: https://developer.arm.com/documentation/ddi0487/latest
-//
-// We use `PF_ARM_V8_CRYPTO_INSTRUCTIONS_AVAILABLE` to detect all Armv8.0 crypto
-// features. This value reports all features or nothing, so even if you only
-// have support FEAT_AES and FEAT_PMULL, it will still return false.
-//
-// From Armv8.2, an implementation of the Armv8.0 Cryptographic Extension can
-// include either or both of:
-//
-// • The AES functionality, including support for multiplication of 64-bit
-//   polynomials. The ID_AA64ISAR0_EL1.AES field indicates whether this
-//   functionality is supported.
-// • The SHA1 and SHA2-256 functionality. The ID_AA64ISAR0_EL1.{SHA2, SHA1}
-//   fields indicate whether this functionality is supported.
-//
-// ID_AA64ISAR0_EL1.AES, bits [7:4]:
-// Indicates support for AES instructions in AArch64 state. Defined values are:
-// - 0b0000 No AES instructions implemented.
-// - 0b0001 AESE, AESD, AESMC, and AESIMC instructions implemented.
-// - 0b0010 As for 0b0001, plus PMULL/PMULL2 instructions operating on 64-bit
-//   data quantities.
-//
-// FEAT_AES implements the functionality identified by the value 0b0001.
-// FEAT_PMULL implements the functionality identified by the value 0b0010.
-// From Armv8, the permitted values are 0b0000 and 0b0010.
-//
-// ID_AA64ISAR0_EL1.SHA1, bits [11:8]:
-// Indicates support for SHA1 instructions in AArch64 state. Defined values are:
-// - 0b0000 No SHA1 instructions implemented.
-// - 0b0001 SHA1C, SHA1P, SHA1M, SHA1H, SHA1SU0, and SHA1SU1 instructions
-//   implemented.
-//
-// FEAT_SHA1 implements the functionality identified by the value 0b0001.
-// From Armv8, the permitted values are 0b0000 and 0b0001.
-// If the value of ID_AA64ISAR0_EL1.SHA2 is 0b0000, this field must have the
-// value 0b0000.
-//
-// ID_AA64ISAR0_EL1.SHA2, bits [15:12]:
-// Indicates support for SHA2 instructions in AArch64 state. Defined values are:
-// - 0b0000 No SHA2 instructions implemented.
-// - 0b0001 Implements instructions: SHA256H, SHA256H2, SHA256SU0, and
-//   SHA256SU1.
-// - 0b0010 Implements instructions:
-//          • SHA256H, SHA256H2, SHA256SU0, and SHA256SU1.
-//          • SHA512H, SHA512H2, SHA512SU0, and SHA512SU1.
-//
-// FEAT_SHA256 implements the functionality identified by the value 0b0001.
-// FEAT_SHA512 implements the functionality identified by the value 0b0010.
-//
-// In Armv8, the permitted values are 0b0000 and 0b0001.
-// From Armv8.2, the permitted values are 0b0000, 0b0001, and 0b0010.
-//
-// If the value of ID_AA64ISAR0_EL1.SHA1 is 0b0000, this field must have the
-// value 0b0000.
-//
-// If the value of this field is 0b0010, ID_AA64ISAR0_EL1.SHA3
-// must have the value 0b0001.
-//
-// Other cryptographic features that we cannot detect such as sha512, sha3, sm3,
-// sm4, sveaes, svepmull, svesha3, svesm4 we set to 0.
-//
-// FP/SIMD:
-// -----------------------------------------------------------------------------
-// FP/SIMD must be implemented on all Armv8.0 implementations, but
-// implementations targeting specialized markets may support the following
-// combinations:
-//
-// • No NEON or floating-point.
-// • Full floating-point and SIMD support with exception trapping.
-// • Full floating-point and SIMD support without exception trapping.
-//
-// ref:
-// https://developer.arm.com/documentation/den0024/a/AArch64-Floating-point-and-NEON
-//
-// So, we use `PF_ARM_VFP_32_REGISTERS_AVAILABLE`,
-// `PF_ARM_NEON_INSTRUCTIONS_AVAILABLE` to detect `asimd` and `fp`
-
-#ifndef CPU_FEATURES_INCLUDE_CPUINFO_AARCH64_H_
-#define CPU_FEATURES_INCLUDE_CPUINFO_AARCH64_H_
-
-#include "cpu_features_cache_info.h"
-#include "cpu_features_macros.h"
-
-CPU_FEATURES_START_CPP_NAMESPACE
-
-typedef struct {
-  int fp : 1;          // Floating-point.
-  int asimd : 1;       // Advanced SIMD.
-  int evtstrm : 1;     // Generic timer generated events.
-  int aes : 1;         // Hardware-accelerated Advanced Encryption Standard.
-  int pmull : 1;       // Polynomial multiply long.
-  int sha1 : 1;        // Hardware-accelerated SHA1.
-  int sha2 : 1;        // Hardware-accelerated SHA2-256.
-  int crc32 : 1;       // Hardware-accelerated CRC-32.
-  int atomics : 1;     // Armv8.1 atomic instructions.
-  int fphp : 1;        // Half-precision floating point support.
-  int asimdhp : 1;     // Advanced SIMD half-precision support.
-  int cpuid : 1;       // Access to certain ID registers.
-  int asimdrdm : 1;    // Rounding Double Multiply Accumulate/Subtract.
-  int jscvt : 1;       // Support for JavaScript conversion.
-  int fcma : 1;        // Floating point complex numbers.
-  int lrcpc : 1;       // Support for weaker release consistency.
-  int dcpop : 1;       // Data persistence writeback.
-  int sha3 : 1;        // Hardware-accelerated SHA3.
-  int sm3 : 1;         // Hardware-accelerated SM3.
-  int sm4 : 1;         // Hardware-accelerated SM4.
-  int asimddp : 1;     // Dot product instruction.
-  int sha512 : 1;      // Hardware-accelerated SHA512.
-  int sve : 1;         // Scalable Vector Extension.
-  int asimdfhm : 1;    // Additional half-precision instructions.
-  int dit : 1;         // Data independent timing.
-  int uscat : 1;       // Unaligned atomics support.
-  int ilrcpc : 1;      // Additional support for weaker release consistency.
-  int flagm : 1;       // Flag manipulation instructions.
-  int ssbs : 1;        // Speculative Store Bypass Safe PSTATE bit.
-  int sb : 1;          // Speculation barrier.
-  int paca : 1;        // Address authentication.
-  int pacg : 1;        // Generic authentication.
-  int dcpodp : 1;      // Data cache clean to point of persistence.
-  int sve2 : 1;        // Scalable Vector Extension (version 2).
-  int sveaes : 1;      // SVE AES instructions.
-  int svepmull : 1;    // SVE polynomial multiply long instructions.
-  int svebitperm : 1;  // SVE bit permute instructions.
-  int svesha3 : 1;     // SVE SHA3 instructions.
-  int svesm4 : 1;      // SVE SM4 instructions.
-  int flagm2 : 1;      // Additional flag manipulation instructions.
-  int frint : 1;       // Floating point to integer rounding.
-  int svei8mm : 1;     // SVE Int8 matrix multiplication instructions.
-  int svef32mm : 1;    // SVE FP32 matrix multiplication instruction.
-  int svef64mm : 1;    // SVE FP64 matrix multiplication instructions.
-  int svebf16 : 1;     // SVE BFloat16 instructions.
-  int i8mm : 1;        // Int8 matrix multiplication instructions.
-  int bf16 : 1;        // BFloat16 instructions.
-  int dgh : 1;         // Data Gathering Hint instruction.
-  int rng : 1;         // True random number generator support.
-  int bti : 1;         // Branch target identification.
-  int mte : 1;         // Memory tagging extension.
-  int ecv : 1;         // Enhanced counter virtualization.
-  int afp : 1;         // Alternate floating-point behaviour.
-  int rpres : 1;       // 12-bit reciprocal (square root) estimate precision.
-
-  // Make sure to update Aarch64FeaturesEnum below if you add a field here.
-} Aarch64Features;
-
-typedef struct {
-  Aarch64Features features;
-  int implementer;  // We set 0 for Windows.
-  int variant;      // We set 0 for Windows.
-  int part;         // We set 0 for Windows.
-  int revision;     // We use GetNativeSystemInfo to get processor revision for
-                    // Windows.
-} Aarch64Info;
-
-Aarch64Info GetAarch64Info(void);
-
-////////////////////////////////////////////////////////////////////////////////
-// Introspection functions
-
-typedef enum {
-  AARCH64_FP,
-  AARCH64_ASIMD,
-  AARCH64_EVTSTRM,
-  AARCH64_AES,
-  AARCH64_PMULL,
-  AARCH64_SHA1,
-  AARCH64_SHA2,
-  AARCH64_CRC32,
-  AARCH64_ATOMICS,
-  AARCH64_FPHP,
-  AARCH64_ASIMDHP,
-  AARCH64_CPUID,
-  AARCH64_ASIMDRDM,
-  AARCH64_JSCVT,
-  AARCH64_FCMA,
-  AARCH64_LRCPC,
-  AARCH64_DCPOP,
-  AARCH64_SHA3,
-  AARCH64_SM3,
-  AARCH64_SM4,
-  AARCH64_ASIMDDP,
-  AARCH64_SHA512,
-  AARCH64_SVE,
-  AARCH64_ASIMDFHM,
-  AARCH64_DIT,
-  AARCH64_USCAT,
-  AARCH64_ILRCPC,
-  AARCH64_FLAGM,
-  AARCH64_SSBS,
-  AARCH64_SB,
-  AARCH64_PACA,
-  AARCH64_PACG,
-  AARCH64_DCPODP,
-  AARCH64_SVE2,
-  AARCH64_SVEAES,
-  AARCH64_SVEPMULL,
-  AARCH64_SVEBITPERM,
-  AARCH64_SVESHA3,
-  AARCH64_SVESM4,
-  AARCH64_FLAGM2,
-  AARCH64_FRINT,
-  AARCH64_SVEI8MM,
-  AARCH64_SVEF32MM,
-  AARCH64_SVEF64MM,
-  AARCH64_SVEBF16,
-  AARCH64_I8MM,
-  AARCH64_BF16,
-  AARCH64_DGH,
-  AARCH64_RNG,
-  AARCH64_BTI,
-  AARCH64_MTE,
-  AARCH64_ECV,
-  AARCH64_AFP,
-  AARCH64_RPRES,
-  AARCH64_LAST_,
-} Aarch64FeaturesEnum;
-
-int GetAarch64FeaturesEnumValue(const Aarch64Features* features,
-                                Aarch64FeaturesEnum value);
-
-const char* GetAarch64FeaturesEnumName(Aarch64FeaturesEnum);
-
-CPU_FEATURES_END_CPP_NAMESPACE
-
-#if !defined(CPU_FEATURES_ARCH_AARCH64)
-#error "Including cpuinfo_aarch64.h from a non-aarch64 target."
-#endif
-
-#endif  // CPU_FEATURES_INCLUDE_CPUINFO_AARCH64_H_

package/node_modules/cpu-features/deps/cpu_features/include/cpuinfo_arm.h

@@ -1,121 +0,0 @@
-// Copyright 2017 Google LLC
-//
-// Licensed under the Apache License, Version 2.0 (the "License");
-// you may not use this file except in compliance with the License.
-// You may obtain a copy of the License at
-//
-//    http://www.apache.org/licenses/LICENSE-2.0
-//
-// Unless required by applicable law or agreed to in writing, software
-// distributed under the License is distributed on an "AS IS" BASIS,
-// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-// See the License for the specific language governing permissions and
-// limitations under the License.
-
-#ifndef CPU_FEATURES_INCLUDE_CPUINFO_ARM_H_
-#define CPU_FEATURES_INCLUDE_CPUINFO_ARM_H_
-
-#include <stdint.h>  // uint32_t
-
-#include "cpu_features_cache_info.h"
-#include "cpu_features_macros.h"
-
-CPU_FEATURES_START_CPP_NAMESPACE
-
-typedef struct {
-  int swp : 1;       // SWP instruction (atomic read-modify-write)
-  int half : 1;      // Half-word loads and stores
-  int thumb : 1;     // Thumb (16-bit instruction set)
-  int _26bit : 1;    // "26 Bit" Model (Processor status register folded into
-                     // program counter)
-  int fastmult : 1;  // 32x32->64-bit multiplication
-  int fpa : 1;       // Floating point accelerator
-  int vfp : 1;       // Vector Floating Point.
-  int edsp : 1;     // DSP extensions (the 'e' variant of the ARM9 CPUs, and all
-                    // others above)
-  int java : 1;     // Jazelle (Java bytecode accelerator)
-  int iwmmxt : 1;   // Intel Wireless MMX Technology.
-  int crunch : 1;   // MaverickCrunch coprocessor
-  int thumbee : 1;  // ThumbEE
-  int neon : 1;     // Advanced SIMD.
-  int vfpv3 : 1;    // VFP version 3
-  int vfpv3d16 : 1;  // VFP version 3 with 16 D-registers
-  int tls : 1;       // TLS register
-  int vfpv4 : 1;     // VFP version 4 with fast context switching
-  int idiva : 1;     // SDIV and UDIV hardware division in ARM mode.
-  int idivt : 1;     // SDIV and UDIV hardware division in Thumb mode.
-  int vfpd32 : 1;    // VFP with 32 D-registers
-  int lpae : 1;     // Large Physical Address Extension (>4GB physical memory on
-                    // 32-bit architecture)
-  int evtstrm : 1;  // kernel event stream using generic architected timer
-  int aes : 1;      // Hardware-accelerated Advanced Encryption Standard.
-  int pmull : 1;    // Polynomial multiply long.
-  int sha1 : 1;     // Hardware-accelerated SHA1.
-  int sha2 : 1;     // Hardware-accelerated SHA2-256.
-  int crc32 : 1;    // Hardware-accelerated CRC-32.
-
-  // Make sure to update ArmFeaturesEnum below if you add a field here.
-} ArmFeatures;
-
-typedef struct {
-  ArmFeatures features;
-  int implementer;
-  int architecture;
-  int variant;
-  int part;
-  int revision;
-} ArmInfo;
-
-// TODO(user): Add macros to know which features are present at compile
-// time.
-
-ArmInfo GetArmInfo(void);
-
-// Compute CpuId from ArmInfo.
-uint32_t GetArmCpuId(const ArmInfo* const info);
-
-////////////////////////////////////////////////////////////////////////////////
-// Introspection functions
-
-typedef enum {
-  ARM_SWP,
-  ARM_HALF,
-  ARM_THUMB,
-  ARM_26BIT,
-  ARM_FASTMULT,
-  ARM_FPA,
-  ARM_VFP,
-  ARM_EDSP,
-  ARM_JAVA,
-  ARM_IWMMXT,
-  ARM_CRUNCH,
-  ARM_THUMBEE,
-  ARM_NEON,
-  ARM_VFPV3,
-  ARM_VFPV3D16,
-  ARM_TLS,
-  ARM_VFPV4,
-  ARM_IDIVA,
-  ARM_IDIVT,
-  ARM_VFPD32,
-  ARM_LPAE,
-  ARM_EVTSTRM,
-  ARM_AES,
-  ARM_PMULL,
-  ARM_SHA1,
-  ARM_SHA2,
-  ARM_CRC32,
-  ARM_LAST_,
-} ArmFeaturesEnum;
-
-int GetArmFeaturesEnumValue(const ArmFeatures* features, ArmFeaturesEnum value);
-
-const char* GetArmFeaturesEnumName(ArmFeaturesEnum);
-
-CPU_FEATURES_END_CPP_NAMESPACE
-
-#if !defined(CPU_FEATURES_ARCH_ARM)
-#error "Including cpuinfo_arm.h from a non-arm target."
-#endif
-
-#endif  // CPU_FEATURES_INCLUDE_CPUINFO_ARM_H_

package/node_modules/cpu-features/deps/cpu_features/include/cpuinfo_mips.h

@@ -1,74 +0,0 @@
-// Copyright 2017 Google LLC
-//
-// Licensed under the Apache License, Version 2.0 (the "License");
-// you may not use this file except in compliance with the License.
-// You may obtain a copy of the License at
-//
-//    http://www.apache.org/licenses/LICENSE-2.0
-//
-// Unless required by applicable law or agreed to in writing, software
-// distributed under the License is distributed on an "AS IS" BASIS,
-// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-// See the License for the specific language governing permissions and
-// limitations under the License.
-
-#ifndef CPU_FEATURES_INCLUDE_CPUINFO_MIPS_H_
-#define CPU_FEATURES_INCLUDE_CPUINFO_MIPS_H_
-
-#include "cpu_features_cache_info.h"
-#include "cpu_features_macros.h"
-
-CPU_FEATURES_START_CPP_NAMESPACE
-
-typedef struct {
-  int msa : 1;    // MIPS SIMD Architecture
-                  // https://www.mips.com/products/architectures/ase/simd/
-  int eva : 1;    // Enhanced Virtual Addressing
-                  // https://www.mips.com/products/architectures/mips64/
-  int r6 : 1;     // True if is release 6 of the processor.
-  int mips16 : 1; // Compressed instructions
-  int mdmx : 1;   // MIPS Digital Media Extension
-  int mips3d : 1; // 3D graphics acceleration
-                  // MIPS(r) Architecture for Programmers, Volume IV-c
-  int smart : 1;  // Smart-card cryptography
-                  // MIPS(r) Architecture for Programmers, Volume IV-d
-  int dsp : 1;    // Digital Signal Processing
-                  // MIPS(r) Architecture for Programmers, Volume IV-e
-                  // https://www.mips.com/products/architectures/ase/dsp/
-
-  // Make sure to update MipsFeaturesEnum below if you add a field here.
-} MipsFeatures;
-
-typedef struct {
-  MipsFeatures features;
-} MipsInfo;
-
-MipsInfo GetMipsInfo(void);
-
-////////////////////////////////////////////////////////////////////////////////
-// Introspection functions
-
-typedef enum {
-  MIPS_MSA,
-  MIPS_EVA,
-  MIPS_R6,
-  MIPS_MIPS16,
-  MIPS_MDMX,
-  MIPS_MIPS3D,
-  MIPS_SMART,
-  MIPS_DSP,
-  MIPS_LAST_,
-} MipsFeaturesEnum;
-
-int GetMipsFeaturesEnumValue(const MipsFeatures* features,
-                             MipsFeaturesEnum value);
-
-const char* GetMipsFeaturesEnumName(MipsFeaturesEnum);
-
-CPU_FEATURES_END_CPP_NAMESPACE
-
-#if !defined(CPU_FEATURES_ARCH_MIPS)
-#error "Including cpuinfo_mips.h from a non-mips target."
-#endif
-
-#endif  // CPU_FEATURES_INCLUDE_CPUINFO_MIPS_H_

package/node_modules/cpu-features/deps/cpu_features/include/cpuinfo_ppc.h

@@ -1,149 +0,0 @@
-// Copyright 2018 IBM
-//
-// Licensed under the Apache License, Version 2.0 (the "License");
-// you may not use this file except in compliance with the License.
-// You may obtain a copy of the License at
-//
-//    http://www.apache.org/licenses/LICENSE-2.0
-//
-// Unless required by applicable law or agreed to in writing, software
-// distributed under the License is distributed on an "AS IS" BASIS,
-// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-// See the License for the specific language governing permissions and
-// limitations under the License.
-
-#ifndef CPU_FEATURES_INCLUDE_CPUINFO_PPC_H_
-#define CPU_FEATURES_INCLUDE_CPUINFO_PPC_H_
-
-#include "cpu_features_cache_info.h"
-#include "cpu_features_macros.h"
-
-CPU_FEATURES_START_CPP_NAMESPACE
-
-typedef struct {
-  int ppc32 : 1;
-  int ppc64 : 1;
-  int ppc601 : 1;
-  int altivec : 1;
-  int fpu : 1;
-  int mmu : 1;
-  int mac_4xx : 1;
-  int unifiedcache : 1;
-  int spe : 1;
-  int efpsingle : 1;
-  int efpdouble : 1;
-  int no_tb : 1;
-  int power4 : 1;
-  int power5 : 1;
-  int power5plus : 1;
-  int cell : 1;
-  int booke : 1;
-  int smt : 1;
-  int icachesnoop : 1;
-  int arch205 : 1;
-  int pa6t : 1;
-  int dfp : 1;
-  int power6ext : 1;
-  int arch206 : 1;
-  int vsx : 1;
-  int pseries_perfmon_compat : 1;
-  int truele : 1;
-  int ppcle : 1;
-  int arch207 : 1;
-  int htm : 1;
-  int dscr : 1;
-  int ebb : 1;
-  int isel : 1;
-  int tar : 1;
-  int vcrypto : 1;
-  int htm_nosc : 1;
-  int arch300 : 1;
-  int ieee128 : 1;
-  int darn : 1;
-  int scv : 1;
-  int htm_no_suspend : 1;
-
-  // Make sure to update PPCFeaturesEnum below if you add a field here.
-} PPCFeatures;
-
-typedef struct {
-  PPCFeatures features;
-} PPCInfo;
-
-PPCInfo GetPPCInfo(void);
-
-typedef struct {
-  char platform[64];       // 0 terminated string
-  char base_platform[64];  // 0 terminated string
-} PPCPlatformTypeStrings;
-
-typedef struct {
-  char platform[64];  // 0 terminated string
-  char model[64];     // 0 terminated string
-  char machine[64];   // 0 terminated string
-  char cpu[64];       // 0 terminated string
-  PPCPlatformTypeStrings type;
-} PPCPlatformStrings;
-
-PPCPlatformStrings GetPPCPlatformStrings(void);
-
-////////////////////////////////////////////////////////////////////////////////
-// Introspection functions
-
-typedef enum {
-  PPC_32,          /* 32 bit mode execution */
-  PPC_64,          /* 64 bit mode execution */
-  PPC_601_INSTR,   /* Old POWER ISA */
-  PPC_HAS_ALTIVEC, /* SIMD Unit*/
-  PPC_HAS_FPU,     /* Floating Point Unit */
-  PPC_HAS_MMU,     /* Memory management unit */
-  PPC_HAS_4xxMAC,
-  PPC_UNIFIED_CACHE,  /* Unified instruction and data cache */
-  PPC_HAS_SPE,        /* Signal processing extention unit */
-  PPC_HAS_EFP_SINGLE, /* SPE single precision fpu */
-  PPC_HAS_EFP_DOUBLE, /* SPE double precision fpu */
-  PPC_NO_TB,          /* No timebase */
-  PPC_POWER4,
-  PPC_POWER5,
-  PPC_POWER5_PLUS,
-  PPC_CELL,  /* Cell broadband engine */
-  PPC_BOOKE, /* Embedded ISA */
-  PPC_SMT,   /* Simultaneous multi-threading */
-  PPC_ICACHE_SNOOP,
-  PPC_ARCH_2_05, /* ISA 2.05 - POWER6 */
-  PPC_PA6T,      /* PA Semi 6T core ISA */
-  PPC_HAS_DFP,   /* Decimal floating point unit */
-  PPC_POWER6_EXT,
-  PPC_ARCH_2_06,              /* ISA 2.06 - POWER7 */
-  PPC_HAS_VSX,                /* Vector-scalar extension */
-  PPC_PSERIES_PERFMON_COMPAT, /* Set of backwards compatibile performance
-                                 monitoring events */
-  PPC_TRUE_LE,
-  PPC_PPC_LE,
-  PPC_ARCH_2_07,      /* ISA 2.07 - POWER8 */
-  PPC_HTM,            /* Hardware Transactional Memory */
-  PPC_DSCR,           /* Data stream control register */
-  PPC_EBB,            /* Event base branching */
-  PPC_ISEL,           /* Integer select instructions */
-  PPC_TAR,            /* Target address register */
-  PPC_VEC_CRYPTO,     /* Vector cryptography instructions */
-  PPC_HTM_NOSC,       /* Transactions aborted when syscall made*/
-  PPC_ARCH_3_00,      /* ISA 3.00 - POWER9 */
-  PPC_HAS_IEEE128,    /* VSX IEEE Binary Float 128-bit */
-  PPC_DARN,           /* Deliver a random number instruction */
-  PPC_SCV,            /* scv syscall */
-  PPC_HTM_NO_SUSPEND, /* TM w/out suspended state */
-  PPC_LAST_,
-} PPCFeaturesEnum;
-
-int GetPPCFeaturesEnumValue(const PPCFeatures* features, PPCFeaturesEnum value);
-
-const char* GetPPCFeaturesEnumName(PPCFeaturesEnum);
-
-CPU_FEATURES_END_CPP_NAMESPACE
-
-#if !defined(CPU_FEATURES_ARCH_PPC)
-#error "Including cpuinfo_ppc.h from a non-ppc target."
-#endif
-
-#endif  // CPU_FEATURES_INCLUDE_CPUINFO_PPC_H_

package/node_modules/cpu-features/deps/cpu_features/include/cpuinfo_riscv.h

@@ -1,72 +0,0 @@
-// Copyright 2022 Google LLC
-//
-// Licensed under the Apache License, Version 2.0 (the "License");
-// you may not use this file except in compliance with the License.
-// You may obtain a copy of the License at
-//
-//    http://www.apache.org/licenses/LICENSE-2.0
-//
-// Unless required by applicable law or agreed to in writing, software
-// distributed under the License is distributed on an "AS IS" BASIS,
-// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-// See the License for the specific language governing permissions and
-// limitations under the License.
-
-#ifndef CPU_FEATURES_INCLUDE_CPUINFO_RISCV_H_
-#define CPU_FEATURES_INCLUDE_CPUINFO_RISCV_H_
-
-#include "cpu_features_cache_info.h"
-#include "cpu_features_macros.h"
-
-#if !defined(CPU_FEATURES_ARCH_RISCV)
-#error "Including cpuinfo_riscv.h from a non-riscv target."
-#endif
-
-CPU_FEATURES_START_CPP_NAMESPACE
-
-typedef struct {
-  // Base
-  int RV32I : 1;  // Base Integer Instruction Set, 32-bit
-  int RV64I : 1;  // Base Integer Instruction Set, 64-bit
-
-  // Extension
-  int M : 1;         // Standard Extension for Integer Multiplication/Division
-  int A : 1;         // Standard Extension for Atomic Instructions
-  int F : 1;         // Standard Extension for Single-Precision Floating-Point
-  int D : 1;         // Standard Extension for Double-Precision Floating-Point
-  int Q : 1;         // Standard Extension for Quad-Precision Floating-Point
-  int C : 1;         // Standard Extension for Compressed Instructions
-  int V : 1;         // Standard Extension for Vector Instructions
-  int Zicsr : 1;     // Control and Status Register (CSR)
-  int Zifencei : 1;  // Instruction-Fetch Fence
-} RiscvFeatures;
-
-typedef struct {
-  RiscvFeatures features;
-  char uarch[64];   // 0 terminated string
-  char vendor[64];  // 0 terminated string
-} RiscvInfo;
-
-typedef enum {
-  RISCV_RV32I,
-  RISCV_RV64I,
-  RISCV_M,
-  RISCV_A,
-  RISCV_F,
-  RISCV_D,
-  RISCV_Q,
-  RISCV_C,
-  RISCV_V,
-  RISCV_Zicsr,
-  RISCV_Zifencei,
-  RISCV_LAST_,
-} RiscvFeaturesEnum;
-
-RiscvInfo GetRiscvInfo(void);
-int GetRiscvFeaturesEnumValue(const RiscvFeatures* features,
-                              RiscvFeaturesEnum value);
-const char* GetRiscvFeaturesEnumName(RiscvFeaturesEnum);
-
-CPU_FEATURES_END_CPP_NAMESPACE
-
-#endif  // CPU_FEATURES_INCLUDE_CPUINFO_RISCV_H_