@tscircuit/schematic-trace-solver 0.0.202 → 0.0.204

This diff represents the content of publicly available package versions that have been released to one of the supported registries. The information contained in this diff is provided for informational purposes only and reflects changes between package versions as they appear in their respective public registries.
Files changed (36) hide show
  1. package/dist/index.js +54 -7
  2. package/lib/solvers/TraceCleanupSolver/getInteriorShortcutPaths.ts +41 -0
  3. package/lib/solvers/TraceCleanupSolver/rerouteGeneratedNetLabelConnectorCrossings.ts +7 -0
  4. package/lib/solvers/TraceCleanupSolver/sameNetRailAlignment/getFixedLabelCoordinate.ts +17 -8
  5. package/lib/solvers/TraceElbowTransitionSimplificationSolver/TraceElbowTransitionSimplificationSolver.ts +25 -3
  6. package/package.json +1 -1
  7. package/site/SchematicTracePipelineSolver/repro-smart-lock-ble-module.page.tsx +7 -0
  8. package/tests/bug-reports/bug-report-20260706T213649Z/__snapshots__/bug-report-20260706T213649Z.snap.svg +78 -60
  9. package/tests/bug-reports/bug-report-20260707T134722Z/__snapshots__/bug-report-20260707T134722Z.snap.svg +62 -62
  10. package/tests/bug-reports/bug-report-20260708T055430Z/__snapshots__/bug-report-20260708T055430Z.snap.svg +2 -2
  11. package/tests/bug-reports/bug-report-20260721T221026Z/__snapshots__/bug-report-20260721T221026Z.snap.svg +2 -2
  12. package/tests/bug-reports/bug-report-20260728T144234Z/__snapshots__/bug-report-20260728T144234Z.snap.svg +2 -2
  13. package/tests/bug-reports/bug-report-20260901T055358Z/__snapshots__/bug-report-20260901T055358Z.snap.svg +10 -10
  14. package/tests/bug-reports/bug-report-20260905T041712Z/__snapshots__/bug-report-20260905T041712Z.snap.svg +10 -10
  15. package/tests/bug-reports/bug-report-20260907T110144Z/__snapshots__/bug-report-20260907T110144Z.snap.svg +9 -9
  16. package/tests/bug-reports/bug-report-20260907T145640Z/__snapshots__/bug-report-20260907T145640Z.snap.svg +8 -8
  17. package/tests/bug-reports/bug-report-20260911T195723Z/__snapshots__/bug-report-20260911T195723Z.snap.svg +19 -19
  18. package/tests/bug-reports/bug-report-20260916T054012Z/__snapshots__/bug-report-20260916T054012Z.snap.svg +292 -292
  19. package/tests/examples/__snapshots__/example30.snap.svg +123 -123
  20. package/tests/repros/__snapshots__/board-1273-trace-overlap-cycle.snap.svg +18 -18
  21. package/tests/repros/__snapshots__/board-15984-same-net-junction.snap.svg +2 -2
  22. package/tests/repros/__snapshots__/repro-am3352-06-boot.snap.svg +448 -0
  23. package/tests/repros/__snapshots__/repro-am3352-sheet3-power-rails.snap.svg +2 -2
  24. package/tests/repros/__snapshots__/repro-hub-usb-sheet.snap.svg +2 -2
  25. package/tests/repros/__snapshots__/repro-ina237-current-monitor.snap.svg +2 -2
  26. package/tests/repros/__snapshots__/repro-pmp11282-isolated-dcdc.snap.svg +2 -2
  27. package/tests/repros/__snapshots__/repro-robot-controller-imu-tof.snap.svg +7 -7
  28. package/tests/repros/__snapshots__/repro-smart-lock-ble-module.snap.svg +465 -0
  29. package/tests/repros/__snapshots__/repro-tida010076-page02.snap.svg +10 -10
  30. package/tests/repros/assets/repro-am3352-06-boot.input.json +1875 -0
  31. package/tests/repros/assets/repro-smart-lock-ble-module.input.json +2183 -0
  32. package/tests/repros/repro-am3352-06-boot.test.ts +43 -0
  33. package/tests/repros/repro-smart-lock-ble-module.test.ts +69 -0
  34. package/tests/solvers/TraceCleanupSolver/alignSameNetRails-fixed-backbone.test.ts +135 -0
  35. package/tests/solvers/TraceCleanupSolver/reroute-generated-net-label-connector-crossings.test.ts +49 -0
  36. package/tests/solvers/TraceElbowTransitionSimplificationSolver/interior-staircase.test.ts +146 -0
@@ -0,0 +1,2183 @@
1
+ {
2
+ "chips": [
3
+ {
4
+ "chipId": "U1",
5
+ "center": {
6
+ "x": -1,
7
+ "y": 0
8
+ },
9
+ "width": 3,
10
+ "height": 5.6,
11
+ "pins": [
12
+ {
13
+ "pinId": "schematic_port_201",
14
+ "displayName": "VDDR",
15
+ "x": -2.9,
16
+ "y": 2.550000000000001,
17
+ "_facingDirection": "x-"
18
+ },
19
+ {
20
+ "pinId": "schematic_port_202",
21
+ "displayName": "VDDR",
22
+ "x": -2.9,
23
+ "y": 2.350000000000001,
24
+ "_facingDirection": "x-"
25
+ },
26
+ {
27
+ "pinId": "schematic_port_203",
28
+ "displayName": "DIO0",
29
+ "x": 0.8999999999999999,
30
+ "y": 1.7500000000000004,
31
+ "_facingDirection": "x+"
32
+ },
33
+ {
34
+ "pinId": "schematic_port_204",
35
+ "displayName": "DIO1",
36
+ "x": 0.8999999999999999,
37
+ "y": 1.5500000000000003,
38
+ "_facingDirection": "x+"
39
+ },
40
+ {
41
+ "pinId": "schematic_port_205",
42
+ "displayName": "DIO2",
43
+ "x": 0.8999999999999999,
44
+ "y": 1.3500000000000005,
45
+ "_facingDirection": "x+"
46
+ },
47
+ {
48
+ "pinId": "schematic_port_206",
49
+ "displayName": "DIO3",
50
+ "x": 0.8999999999999999,
51
+ "y": 1.1500000000000004,
52
+ "_facingDirection": "x+"
53
+ },
54
+ {
55
+ "pinId": "schematic_port_207",
56
+ "displayName": "DIO4",
57
+ "x": 0.8999999999999999,
58
+ "y": 0.9500000000000002,
59
+ "_facingDirection": "x+"
60
+ },
61
+ {
62
+ "pinId": "schematic_port_208",
63
+ "displayName": "DIO5",
64
+ "x": 0.8999999999999999,
65
+ "y": 0.75,
66
+ "_facingDirection": "x+"
67
+ },
68
+ {
69
+ "pinId": "schematic_port_209",
70
+ "displayName": "VDDIO",
71
+ "x": -2.9,
72
+ "y": 0.7500000000000013,
73
+ "_facingDirection": "x-"
74
+ },
75
+ {
76
+ "pinId": "schematic_port_210",
77
+ "displayName": "DIO7",
78
+ "x": 0.8999999999999999,
79
+ "y": 0.5499999999999998,
80
+ "_facingDirection": "x+"
81
+ },
82
+ {
83
+ "pinId": "schematic_port_211",
84
+ "displayName": "DDIO9_SWDIOIO9",
85
+ "x": 0.8999999999999999,
86
+ "y": 0.34999999999999964,
87
+ "_facingDirection": "x+"
88
+ },
89
+ {
90
+ "pinId": "schematic_port_212",
91
+ "displayName": "DIO10_SWDCK",
92
+ "x": 0.8999999999999999,
93
+ "y": 0.14999999999999947,
94
+ "_facingDirection": "x+"
95
+ },
96
+ {
97
+ "pinId": "schematic_port_213",
98
+ "displayName": "DIO11",
99
+ "x": 0.8999999999999999,
100
+ "y": -0.05000000000000071,
101
+ "_facingDirection": "x+"
102
+ },
103
+ {
104
+ "pinId": "schematic_port_214",
105
+ "displayName": "DIO12",
106
+ "x": 0.8999999999999999,
107
+ "y": -0.2500000000000009,
108
+ "_facingDirection": "x+"
109
+ },
110
+ {
111
+ "pinId": "schematic_port_215",
112
+ "displayName": "DIO15",
113
+ "x": 0.8999999999999999,
114
+ "y": -0.45000000000000107,
115
+ "_facingDirection": "x+"
116
+ },
117
+ {
118
+ "pinId": "schematic_port_216",
119
+ "displayName": "DIO16",
120
+ "x": 0.8999999999999999,
121
+ "y": -0.6500000000000012,
122
+ "_facingDirection": "x+"
123
+ },
124
+ {
125
+ "pinId": "schematic_port_217",
126
+ "displayName": "VDDIO",
127
+ "x": -2.9,
128
+ "y": 0.5500000000000014,
129
+ "_facingDirection": "x-"
130
+ },
131
+ {
132
+ "pinId": "schematic_port_218",
133
+ "displayName": "VDDS",
134
+ "x": -2.9,
135
+ "y": 1.950000000000001,
136
+ "_facingDirection": "x-"
137
+ },
138
+ {
139
+ "pinId": "schematic_port_219",
140
+ "displayName": "DIO17_A8",
141
+ "x": -2.9,
142
+ "y": 0.15000000000000124,
143
+ "_facingDirection": "x-"
144
+ },
145
+ {
146
+ "pinId": "schematic_port_220",
147
+ "displayName": "DIO18_A7",
148
+ "x": -2.9,
149
+ "y": -0.049999999999998934,
150
+ "_facingDirection": "x-"
151
+ },
152
+ {
153
+ "pinId": "schematic_port_221",
154
+ "displayName": "DIO19_A6",
155
+ "x": -2.9,
156
+ "y": -0.2499999999999991,
157
+ "_facingDirection": "x-"
158
+ },
159
+ {
160
+ "pinId": "schematic_port_222",
161
+ "displayName": "DIO20_A5",
162
+ "x": -2.9,
163
+ "y": -0.4499999999999993,
164
+ "_facingDirection": "x-"
165
+ },
166
+ {
167
+ "pinId": "schematic_port_223",
168
+ "displayName": "DIO21_A4",
169
+ "x": -2.9,
170
+ "y": -0.6499999999999995,
171
+ "_facingDirection": "x-"
172
+ },
173
+ {
174
+ "pinId": "schematic_port_224",
175
+ "displayName": "DIO22_A3",
176
+ "x": -2.9,
177
+ "y": -0.8499999999999996,
178
+ "_facingDirection": "x-"
179
+ },
180
+ {
181
+ "pinId": "schematic_port_225",
182
+ "displayName": "N_RESET",
183
+ "x": 0.8999999999999999,
184
+ "y": 2.150000000000001,
185
+ "_facingDirection": "x+"
186
+ },
187
+ {
188
+ "pinId": "schematic_port_226",
189
+ "displayName": "DIO23_X32P",
190
+ "x": -2.9,
191
+ "y": -1.65,
192
+ "_facingDirection": "x-"
193
+ },
194
+ {
195
+ "pinId": "schematic_port_227",
196
+ "displayName": "DIO24_X32N",
197
+ "x": -2.9,
198
+ "y": -2.2500000000000004,
199
+ "_facingDirection": "x-"
200
+ },
201
+ {
202
+ "pinId": "schematic_port_228",
203
+ "displayName": "VDDD",
204
+ "x": -2.9,
205
+ "y": 1.1500000000000012,
206
+ "_facingDirection": "x-"
207
+ },
208
+ {
209
+ "pinId": "schematic_port_229",
210
+ "displayName": "VDDS",
211
+ "x": -2.9,
212
+ "y": 1.750000000000001,
213
+ "_facingDirection": "x-"
214
+ },
215
+ {
216
+ "pinId": "schematic_port_230",
217
+ "displayName": "DCDC_SW",
218
+ "x": -2.9,
219
+ "y": -2.650000000000001,
220
+ "_facingDirection": "x-"
221
+ },
222
+ {
223
+ "pinId": "schematic_port_231",
224
+ "displayName": "VDDS",
225
+ "x": -2.9,
226
+ "y": 1.5500000000000012,
227
+ "_facingDirection": "x-"
228
+ },
229
+ {
230
+ "pinId": "schematic_port_232",
231
+ "displayName": "DIO27",
232
+ "x": -2.9,
233
+ "y": -1.0499999999999998,
234
+ "_facingDirection": "x-"
235
+ },
236
+ {
237
+ "pinId": "schematic_port_233",
238
+ "displayName": "DIO28",
239
+ "x": -2.9,
240
+ "y": -1.25,
241
+ "_facingDirection": "x-"
242
+ },
243
+ {
244
+ "pinId": "schematic_port_234",
245
+ "displayName": "VDDR",
246
+ "x": -2.9,
247
+ "y": 2.1500000000000012,
248
+ "_facingDirection": "x-"
249
+ },
250
+ {
251
+ "pinId": "schematic_port_235",
252
+ "displayName": "X48P",
253
+ "x": 0.8999999999999999,
254
+ "y": -1.0500000000000012,
255
+ "_facingDirection": "x+"
256
+ },
257
+ {
258
+ "pinId": "schematic_port_236",
259
+ "displayName": "X48N",
260
+ "x": 0.8999999999999999,
261
+ "y": -1.6500000000000012,
262
+ "_facingDirection": "x+"
263
+ },
264
+ {
265
+ "pinId": "schematic_port_237",
266
+ "displayName": "NC",
267
+ "x": 0.8999999999999999,
268
+ "y": -2.050000000000001,
269
+ "_facingDirection": "x+"
270
+ },
271
+ {
272
+ "pinId": "schematic_port_238",
273
+ "displayName": "VDDS",
274
+ "x": -2.9,
275
+ "y": 1.3500000000000012,
276
+ "_facingDirection": "x-"
277
+ },
278
+ {
279
+ "pinId": "schematic_port_239",
280
+ "displayName": "ANT",
281
+ "x": 0.8999999999999999,
282
+ "y": 2.550000000000001,
283
+ "_facingDirection": "x+"
284
+ },
285
+ {
286
+ "pinId": "schematic_port_240",
287
+ "displayName": "RFGND",
288
+ "x": 0.8999999999999999,
289
+ "y": -2.450000000000001,
290
+ "_facingDirection": "x+"
291
+ },
292
+ {
293
+ "pinId": "schematic_port_241",
294
+ "displayName": "EGP",
295
+ "x": 0.8999999999999999,
296
+ "y": -2.6500000000000012,
297
+ "_facingDirection": "x+"
298
+ }
299
+ ]
300
+ },
301
+ {
302
+ "chipId": "B1",
303
+ "center": {
304
+ "x": -12.2,
305
+ "y": 3.5
306
+ },
307
+ "width": 0.6000000000000014,
308
+ "height": 0.6800000000000006,
309
+ "pins": [
310
+ {
311
+ "pinId": "schematic_port_242",
312
+ "displayName": "anode",
313
+ "x": -12.5,
314
+ "y": 3.5,
315
+ "_facingDirection": "x-"
316
+ },
317
+ {
318
+ "pinId": "schematic_port_243",
319
+ "displayName": "cathode",
320
+ "x": -11.899999999999999,
321
+ "y": 3.5,
322
+ "_facingDirection": "x+"
323
+ }
324
+ ],
325
+ "symbolName": "boxresistor_right"
326
+ },
327
+ {
328
+ "chipId": "C99",
329
+ "center": {
330
+ "x": -13.8675,
331
+ "y": 1.5
332
+ },
333
+ "width": 1.1649999999999991,
334
+ "height": 0.7599999999999998,
335
+ "pins": [
336
+ {
337
+ "pinId": "schematic_port_244",
338
+ "displayName": "anode",
339
+ "x": -14,
340
+ "y": 1.8,
341
+ "_facingDirection": "y+"
342
+ },
343
+ {
344
+ "pinId": "schematic_port_245",
345
+ "displayName": "cathode",
346
+ "x": -14,
347
+ "y": 1.2,
348
+ "_facingDirection": "y-"
349
+ }
350
+ ],
351
+ "symbolName": "capacitor_down"
352
+ },
353
+ {
354
+ "chipId": "C101",
355
+ "center": {
356
+ "x": -12.3675,
357
+ "y": 1.5
358
+ },
359
+ "width": 1.1649999999999991,
360
+ "height": 0.7599999999999998,
361
+ "pins": [
362
+ {
363
+ "pinId": "schematic_port_246",
364
+ "displayName": "anode",
365
+ "x": -12.5,
366
+ "y": 1.8,
367
+ "_facingDirection": "y+"
368
+ },
369
+ {
370
+ "pinId": "schematic_port_247",
371
+ "displayName": "cathode",
372
+ "x": -12.5,
373
+ "y": 1.2,
374
+ "_facingDirection": "y-"
375
+ }
376
+ ],
377
+ "symbolName": "capacitor_down"
378
+ },
379
+ {
380
+ "chipId": "C104",
381
+ "center": {
382
+ "x": -10.927499999999998,
383
+ "y": 1.5
384
+ },
385
+ "width": 1.045,
386
+ "height": 0.7599999999999998,
387
+ "pins": [
388
+ {
389
+ "pinId": "schematic_port_248",
390
+ "displayName": "anode",
391
+ "x": -11,
392
+ "y": 1.8,
393
+ "_facingDirection": "y+"
394
+ },
395
+ {
396
+ "pinId": "schematic_port_249",
397
+ "displayName": "cathode",
398
+ "x": -11,
399
+ "y": 1.2,
400
+ "_facingDirection": "y-"
401
+ }
402
+ ],
403
+ "symbolName": "capacitor_down"
404
+ },
405
+ {
406
+ "chipId": "C103",
407
+ "center": {
408
+ "x": -9.3675,
409
+ "y": 1.5
410
+ },
411
+ "width": 1.1649999999999991,
412
+ "height": 0.7599999999999998,
413
+ "pins": [
414
+ {
415
+ "pinId": "schematic_port_250",
416
+ "displayName": "anode",
417
+ "x": -9.5,
418
+ "y": 1.8,
419
+ "_facingDirection": "y+"
420
+ },
421
+ {
422
+ "pinId": "schematic_port_251",
423
+ "displayName": "cathode",
424
+ "x": -9.5,
425
+ "y": 1.2,
426
+ "_facingDirection": "y-"
427
+ }
428
+ ],
429
+ "symbolName": "capacitor_down"
430
+ },
431
+ {
432
+ "chipId": "C102",
433
+ "center": {
434
+ "x": -7.8675,
435
+ "y": 1.5
436
+ },
437
+ "width": 1.1649999999999991,
438
+ "height": 0.7599999999999998,
439
+ "pins": [
440
+ {
441
+ "pinId": "schematic_port_252",
442
+ "displayName": "anode",
443
+ "x": -8,
444
+ "y": 1.8,
445
+ "_facingDirection": "y+"
446
+ },
447
+ {
448
+ "pinId": "schematic_port_253",
449
+ "displayName": "cathode",
450
+ "x": -8,
451
+ "y": 1.2,
452
+ "_facingDirection": "y-"
453
+ }
454
+ ],
455
+ "symbolName": "capacitor_down"
456
+ },
457
+ {
458
+ "chipId": "C9",
459
+ "center": {
460
+ "x": -6.4875,
461
+ "y": 1.5
462
+ },
463
+ "width": 0.9250000000000007,
464
+ "height": 0.7599999999999998,
465
+ "pins": [
466
+ {
467
+ "pinId": "schematic_port_254",
468
+ "displayName": "anode",
469
+ "x": -6.5,
470
+ "y": 1.8,
471
+ "_facingDirection": "y+"
472
+ },
473
+ {
474
+ "pinId": "schematic_port_255",
475
+ "displayName": "cathode",
476
+ "x": -6.5,
477
+ "y": 1.2,
478
+ "_facingDirection": "y-"
479
+ }
480
+ ],
481
+ "symbolName": "capacitor_down"
482
+ },
483
+ {
484
+ "chipId": "C110",
485
+ "center": {
486
+ "x": -7.2675,
487
+ "y": -1.5
488
+ },
489
+ "width": 1.165,
490
+ "height": 0.7599999999999998,
491
+ "pins": [
492
+ {
493
+ "pinId": "schematic_port_256",
494
+ "displayName": "anode",
495
+ "x": -7.4,
496
+ "y": -1.2,
497
+ "_facingDirection": "y+"
498
+ },
499
+ {
500
+ "pinId": "schematic_port_257",
501
+ "displayName": "cathode",
502
+ "x": -7.4,
503
+ "y": -1.8,
504
+ "_facingDirection": "y-"
505
+ }
506
+ ],
507
+ "symbolName": "capacitor_down"
508
+ },
509
+ {
510
+ "chipId": "C111",
511
+ "center": {
512
+ "x": -5.8675,
513
+ "y": -1.5
514
+ },
515
+ "width": 1.165,
516
+ "height": 0.7599999999999998,
517
+ "pins": [
518
+ {
519
+ "pinId": "schematic_port_258",
520
+ "displayName": "anode",
521
+ "x": -6,
522
+ "y": -1.2,
523
+ "_facingDirection": "y+"
524
+ },
525
+ {
526
+ "pinId": "schematic_port_259",
527
+ "displayName": "cathode",
528
+ "x": -6,
529
+ "y": -1.8,
530
+ "_facingDirection": "y-"
531
+ }
532
+ ],
533
+ "symbolName": "capacitor_down"
534
+ },
535
+ {
536
+ "chipId": "C108",
537
+ "center": {
538
+ "x": -8.6675,
539
+ "y": 4.8
540
+ },
541
+ "width": 1.1649999999999991,
542
+ "height": 0.7599999999999998,
543
+ "pins": [
544
+ {
545
+ "pinId": "schematic_port_260",
546
+ "displayName": "anode",
547
+ "x": -8.8,
548
+ "y": 5.1,
549
+ "_facingDirection": "y+"
550
+ },
551
+ {
552
+ "pinId": "schematic_port_261",
553
+ "displayName": "cathode",
554
+ "x": -8.8,
555
+ "y": 4.5,
556
+ "_facingDirection": "y-"
557
+ }
558
+ ],
559
+ "symbolName": "capacitor_down"
560
+ },
561
+ {
562
+ "chipId": "C106",
563
+ "center": {
564
+ "x": -6.8675,
565
+ "y": 4.8
566
+ },
567
+ "width": 1.165,
568
+ "height": 0.7599999999999998,
569
+ "pins": [
570
+ {
571
+ "pinId": "schematic_port_262",
572
+ "displayName": "anode",
573
+ "x": -7,
574
+ "y": 5.1,
575
+ "_facingDirection": "y+"
576
+ },
577
+ {
578
+ "pinId": "schematic_port_263",
579
+ "displayName": "cathode",
580
+ "x": -7,
581
+ "y": 4.5,
582
+ "_facingDirection": "y-"
583
+ }
584
+ ],
585
+ "symbolName": "capacitor_down"
586
+ },
587
+ {
588
+ "chipId": "C107",
589
+ "center": {
590
+ "x": -5.067500000000001,
591
+ "y": 4.8
592
+ },
593
+ "width": 1.165,
594
+ "height": 0.7599999999999998,
595
+ "pins": [
596
+ {
597
+ "pinId": "schematic_port_264",
598
+ "displayName": "anode",
599
+ "x": -5.2,
600
+ "y": 5.1,
601
+ "_facingDirection": "y+"
602
+ },
603
+ {
604
+ "pinId": "schematic_port_265",
605
+ "displayName": "cathode",
606
+ "x": -5.2,
607
+ "y": 4.5,
608
+ "_facingDirection": "y-"
609
+ }
610
+ ],
611
+ "symbolName": "capacitor_down"
612
+ },
613
+ {
614
+ "chipId": "C105",
615
+ "center": {
616
+ "x": -8.127499999999998,
617
+ "y": -6.4
618
+ },
619
+ "width": 1.045,
620
+ "height": 0.7599999999999998,
621
+ "pins": [
622
+ {
623
+ "pinId": "schematic_port_266",
624
+ "displayName": "anode",
625
+ "x": -8.2,
626
+ "y": -6.1000000000000005,
627
+ "_facingDirection": "y+"
628
+ },
629
+ {
630
+ "pinId": "schematic_port_267",
631
+ "displayName": "cathode",
632
+ "x": -8.2,
633
+ "y": -6.7,
634
+ "_facingDirection": "y-"
635
+ }
636
+ ],
637
+ "symbolName": "capacitor_down"
638
+ },
639
+ {
640
+ "chipId": "L1",
641
+ "center": {
642
+ "x": -6.2,
643
+ "y": -5.55
644
+ },
645
+ "width": 1.055519499999999,
646
+ "height": 0.8677407000000006,
647
+ "pins": [
648
+ {
649
+ "pinId": "schematic_port_268",
650
+ "displayName": "anode",
651
+ "x": -6.7279125,
652
+ "y": -5.5473754500000005,
653
+ "_facingDirection": "x-"
654
+ },
655
+ {
656
+ "pinId": "schematic_port_269",
657
+ "displayName": "cathode",
658
+ "x": -5.6720875,
659
+ "y": -5.55262455,
660
+ "_facingDirection": "x+"
661
+ }
662
+ ],
663
+ "symbolName": "inductor_right"
664
+ },
665
+ {
666
+ "chipId": "Y3",
667
+ "center": {
668
+ "x": -11.6,
669
+ "y": -4
670
+ },
671
+ "width": 1.1000000000000014,
672
+ "height": 1.2400000000000002,
673
+ "pins": [
674
+ {
675
+ "pinId": "schematic_port_270",
676
+ "displayName": "pos",
677
+ "x": -12.15,
678
+ "y": -4,
679
+ "_facingDirection": "x-"
680
+ },
681
+ {
682
+ "pinId": "schematic_port_271",
683
+ "displayName": "neg",
684
+ "x": -11.049999999999999,
685
+ "y": -4,
686
+ "_facingDirection": "x+"
687
+ }
688
+ ],
689
+ "symbolName": "crystal_right"
690
+ },
691
+ {
692
+ "chipId": "C81",
693
+ "center": {
694
+ "x": -12.3275,
695
+ "y": -4.45
696
+ },
697
+ "width": 1.045,
698
+ "height": 0.7599999999999998,
699
+ "pins": [
700
+ {
701
+ "pinId": "schematic_port_272",
702
+ "displayName": "anode",
703
+ "x": -12.4,
704
+ "y": -4.15,
705
+ "_facingDirection": "y+"
706
+ },
707
+ {
708
+ "pinId": "schematic_port_273",
709
+ "displayName": "cathode",
710
+ "x": -12.4,
711
+ "y": -4.75,
712
+ "_facingDirection": "y-"
713
+ }
714
+ ],
715
+ "symbolName": "capacitor_down"
716
+ },
717
+ {
718
+ "chipId": "C91",
719
+ "center": {
720
+ "x": -10.7275,
721
+ "y": -4.45
722
+ },
723
+ "width": 1.045,
724
+ "height": 0.7599999999999998,
725
+ "pins": [
726
+ {
727
+ "pinId": "schematic_port_274",
728
+ "displayName": "anode",
729
+ "x": -10.8,
730
+ "y": -4.15,
731
+ "_facingDirection": "y+"
732
+ },
733
+ {
734
+ "pinId": "schematic_port_275",
735
+ "displayName": "cathode",
736
+ "x": -10.8,
737
+ "y": -4.75,
738
+ "_facingDirection": "y-"
739
+ }
740
+ ],
741
+ "symbolName": "capacitor_down"
742
+ },
743
+ {
744
+ "chipId": "R6",
745
+ "center": {
746
+ "x": -14.5,
747
+ "y": -4.3
748
+ },
749
+ "width": 0.6000000000000014,
750
+ "height": 0.6800000000000002,
751
+ "pins": [
752
+ {
753
+ "pinId": "schematic_port_276",
754
+ "displayName": "anode",
755
+ "x": -14.8,
756
+ "y": -4.3,
757
+ "_facingDirection": "x-"
758
+ },
759
+ {
760
+ "pinId": "schematic_port_277",
761
+ "displayName": "cathode",
762
+ "x": -14.2,
763
+ "y": -4.3,
764
+ "_facingDirection": "x+"
765
+ }
766
+ ],
767
+ "symbolName": "boxresistor_right"
768
+ },
769
+ {
770
+ "chipId": "R7",
771
+ "center": {
772
+ "x": -9.2,
773
+ "y": -4
774
+ },
775
+ "width": 0.6000000000000014,
776
+ "height": 0.6800000000000002,
777
+ "pins": [
778
+ {
779
+ "pinId": "schematic_port_278",
780
+ "displayName": "anode",
781
+ "x": -9.5,
782
+ "y": -4,
783
+ "_facingDirection": "x-"
784
+ },
785
+ {
786
+ "pinId": "schematic_port_279",
787
+ "displayName": "cathode",
788
+ "x": -8.899999999999999,
789
+ "y": -4,
790
+ "_facingDirection": "x+"
791
+ }
792
+ ],
793
+ "symbolName": "boxresistor_right"
794
+ },
795
+ {
796
+ "chipId": "Y2",
797
+ "center": {
798
+ "x": 4.9,
799
+ "y": -5.205
800
+ },
801
+ "width": 0.9199999999999999,
802
+ "height": 1.6099999999999994,
803
+ "pins": [
804
+ {
805
+ "pinId": "schematic_port_280",
806
+ "displayName": "1",
807
+ "x": 3.82,
808
+ "y": -5.5,
809
+ "_facingDirection": "x-"
810
+ },
811
+ {
812
+ "pinId": "schematic_port_281",
813
+ "displayName": "3",
814
+ "x": 5.98,
815
+ "y": -5.5,
816
+ "_facingDirection": "x+"
817
+ },
818
+ {
819
+ "pinId": "schematic_port_282",
820
+ "displayName": "2",
821
+ "x": 4.44,
822
+ "y": -6.52,
823
+ "_facingDirection": "y-"
824
+ },
825
+ {
826
+ "pinId": "schematic_port_283",
827
+ "displayName": "4",
828
+ "x": 5.36,
829
+ "y": -6.52,
830
+ "_facingDirection": "y-"
831
+ }
832
+ ]
833
+ },
834
+ {
835
+ "chipId": "C52",
836
+ "center": {
837
+ "x": 3.3625,
838
+ "y": -6.7
839
+ },
840
+ "width": 0.9249999999999998,
841
+ "height": 0.7599999999999998,
842
+ "pins": [
843
+ {
844
+ "pinId": "schematic_port_284",
845
+ "displayName": "anode",
846
+ "x": 3.35,
847
+ "y": -6.4,
848
+ "_facingDirection": "y+"
849
+ },
850
+ {
851
+ "pinId": "schematic_port_285",
852
+ "displayName": "cathode",
853
+ "x": 3.35,
854
+ "y": -7,
855
+ "_facingDirection": "y-"
856
+ }
857
+ ],
858
+ "symbolName": "capacitor_down"
859
+ },
860
+ {
861
+ "chipId": "C53",
862
+ "center": {
863
+ "x": 6.4625,
864
+ "y": -6.7
865
+ },
866
+ "width": 0.9250000000000007,
867
+ "height": 0.7599999999999998,
868
+ "pins": [
869
+ {
870
+ "pinId": "schematic_port_286",
871
+ "displayName": "anode",
872
+ "x": 6.45,
873
+ "y": -6.4,
874
+ "_facingDirection": "y+"
875
+ },
876
+ {
877
+ "pinId": "schematic_port_287",
878
+ "displayName": "cathode",
879
+ "x": 6.45,
880
+ "y": -7,
881
+ "_facingDirection": "y-"
882
+ }
883
+ ],
884
+ "symbolName": "capacitor_down"
885
+ },
886
+ {
887
+ "chipId": "R1",
888
+ "center": {
889
+ "x": 5.254999999999999,
890
+ "y": 1.5
891
+ },
892
+ "width": 1.21,
893
+ "height": 0.6000000000000001,
894
+ "pins": [
895
+ {
896
+ "pinId": "schematic_port_288",
897
+ "displayName": "anode",
898
+ "x": 5.1,
899
+ "y": 1.8,
900
+ "_facingDirection": "y+"
901
+ },
902
+ {
903
+ "pinId": "schematic_port_289",
904
+ "displayName": "cathode",
905
+ "x": 5.1,
906
+ "y": 1.2,
907
+ "_facingDirection": "y-"
908
+ }
909
+ ],
910
+ "symbolName": "boxresistor_down"
911
+ },
912
+ {
913
+ "chipId": "C92",
914
+ "center": {
915
+ "x": 5.2325,
916
+ "y": 0.5
917
+ },
918
+ "width": 1.165,
919
+ "height": 0.7600000000000001,
920
+ "pins": [
921
+ {
922
+ "pinId": "schematic_port_290",
923
+ "displayName": "anode",
924
+ "x": 5.1,
925
+ "y": 0.8,
926
+ "_facingDirection": "y+"
927
+ },
928
+ {
929
+ "pinId": "schematic_port_291",
930
+ "displayName": "cathode",
931
+ "x": 5.1,
932
+ "y": 0.2,
933
+ "_facingDirection": "y-"
934
+ }
935
+ ],
936
+ "symbolName": "capacitor_down"
937
+ },
938
+ {
939
+ "chipId": "L33",
940
+ "center": {
941
+ "x": 3.1,
942
+ "y": 6.25
943
+ },
944
+ "width": 1.0555195,
945
+ "height": 0.8677406999999988,
946
+ "pins": [
947
+ {
948
+ "pinId": "schematic_port_292",
949
+ "displayName": "anode",
950
+ "x": 2.5720875000000003,
951
+ "y": 6.252624549999999,
952
+ "_facingDirection": "x-"
953
+ },
954
+ {
955
+ "pinId": "schematic_port_293",
956
+ "displayName": "cathode",
957
+ "x": 3.6279125,
958
+ "y": 6.24737545,
959
+ "_facingDirection": "x+"
960
+ }
961
+ ],
962
+ "symbolName": "inductor_right"
963
+ },
964
+ {
965
+ "chipId": "C33",
966
+ "center": {
967
+ "x": 2.1925,
968
+ "y": 5
969
+ },
970
+ "width": 1.285,
971
+ "height": 0.7599999999999998,
972
+ "pins": [
973
+ {
974
+ "pinId": "schematic_port_294",
975
+ "displayName": "anode",
976
+ "x": 2,
977
+ "y": 5.3,
978
+ "_facingDirection": "y+"
979
+ },
980
+ {
981
+ "pinId": "schematic_port_295",
982
+ "displayName": "cathode",
983
+ "x": 2,
984
+ "y": 4.7,
985
+ "_facingDirection": "y-"
986
+ }
987
+ ],
988
+ "symbolName": "capacitor_down"
989
+ },
990
+ {
991
+ "chipId": "L34",
992
+ "center": {
993
+ "x": 2.14389670458789,
994
+ "y": 3.3
995
+ },
996
+ "width": 1.50005270917578,
997
+ "height": 1.0555195,
998
+ "pins": [
999
+ {
1000
+ "pinId": "schematic_port_296",
1001
+ "displayName": "anode",
1002
+ "x": 2.0026245499999997,
1003
+ "y": 3.8279124999999996,
1004
+ "_facingDirection": "y+"
1005
+ },
1006
+ {
1007
+ "pinId": "schematic_port_297",
1008
+ "displayName": "cathode",
1009
+ "x": 1.9973754500000003,
1010
+ "y": 2.7720874999999996,
1011
+ "_facingDirection": "y-"
1012
+ }
1013
+ ],
1014
+ "symbolName": "inductor_down"
1015
+ },
1016
+ {
1017
+ "chipId": "C34",
1018
+ "center": {
1019
+ "x": 4.4825,
1020
+ "y": 4.95
1021
+ },
1022
+ "width": 1.165,
1023
+ "height": 0.7599999999999998,
1024
+ "pins": [
1025
+ {
1026
+ "pinId": "schematic_port_298",
1027
+ "displayName": "anode",
1028
+ "x": 4.35,
1029
+ "y": 5.25,
1030
+ "_facingDirection": "y+"
1031
+ },
1032
+ {
1033
+ "pinId": "schematic_port_299",
1034
+ "displayName": "cathode",
1035
+ "x": 4.35,
1036
+ "y": 4.65,
1037
+ "_facingDirection": "y-"
1038
+ }
1039
+ ],
1040
+ "symbolName": "capacitor_down"
1041
+ },
1042
+ {
1043
+ "chipId": "R78",
1044
+ "center": {
1045
+ "x": 5.5,
1046
+ "y": 6.25
1047
+ },
1048
+ "width": 0.5999999999999996,
1049
+ "height": 0.6799999999999997,
1050
+ "pins": [
1051
+ {
1052
+ "pinId": "schematic_port_300",
1053
+ "displayName": "anode",
1054
+ "x": 5.2,
1055
+ "y": 6.25,
1056
+ "_facingDirection": "x-"
1057
+ },
1058
+ {
1059
+ "pinId": "schematic_port_301",
1060
+ "displayName": "cathode",
1061
+ "x": 5.8,
1062
+ "y": 6.25,
1063
+ "_facingDirection": "x+"
1064
+ }
1065
+ ],
1066
+ "symbolName": "boxresistor_right"
1067
+ },
1068
+ {
1069
+ "chipId": "C109",
1070
+ "center": {
1071
+ "x": 7.2225,
1072
+ "y": 5.5
1073
+ },
1074
+ "width": 1.0450000000000008,
1075
+ "height": 0.7599999999999998,
1076
+ "pins": [
1077
+ {
1078
+ "pinId": "schematic_port_302",
1079
+ "displayName": "anode",
1080
+ "x": 7.15,
1081
+ "y": 5.8,
1082
+ "_facingDirection": "y+"
1083
+ },
1084
+ {
1085
+ "pinId": "schematic_port_303",
1086
+ "displayName": "cathode",
1087
+ "x": 7.15,
1088
+ "y": 5.2,
1089
+ "_facingDirection": "y-"
1090
+ }
1091
+ ],
1092
+ "symbolName": "capacitor_down"
1093
+ },
1094
+ {
1095
+ "chipId": "CR10",
1096
+ "center": {
1097
+ "x": 8.35,
1098
+ "y": 4.95
1099
+ },
1100
+ "width": 0.7600000000000016,
1101
+ "height": 0.8399999999999999,
1102
+ "pins": [
1103
+ {
1104
+ "pinId": "schematic_port_304",
1105
+ "displayName": "2",
1106
+ "x": 8.35,
1107
+ "y": 6,
1108
+ "_facingDirection": "y+"
1109
+ },
1110
+ {
1111
+ "pinId": "schematic_port_305",
1112
+ "displayName": "1",
1113
+ "x": 8.35,
1114
+ "y": 3.9,
1115
+ "_facingDirection": "y-"
1116
+ }
1117
+ ]
1118
+ },
1119
+ {
1120
+ "chipId": "J7",
1121
+ "center": {
1122
+ "x": 12.1,
1123
+ "y": 8
1124
+ },
1125
+ "width": 1.6000000000000014,
1126
+ "height": 1.6000000000000014,
1127
+ "pins": [
1128
+ {
1129
+ "pinId": "schematic_port_306",
1130
+ "displayName": "3",
1131
+ "x": 10.5,
1132
+ "y": 8.4,
1133
+ "_facingDirection": "x-"
1134
+ },
1135
+ {
1136
+ "pinId": "schematic_port_307",
1137
+ "displayName": "2",
1138
+ "x": 10.5,
1139
+ "y": 7.6,
1140
+ "_facingDirection": "x-"
1141
+ },
1142
+ {
1143
+ "pinId": "schematic_port_308",
1144
+ "displayName": "1",
1145
+ "x": 12.1,
1146
+ "y": 6.4,
1147
+ "_facingDirection": "y-"
1148
+ },
1149
+ {
1150
+ "pinId": "schematic_port_309",
1151
+ "displayName": "4",
1152
+ "x": 13.7,
1153
+ "y": 8.4,
1154
+ "_facingDirection": "x+"
1155
+ },
1156
+ {
1157
+ "pinId": "schematic_port_310",
1158
+ "displayName": "5",
1159
+ "x": 13.7,
1160
+ "y": 7.6,
1161
+ "_facingDirection": "x+"
1162
+ }
1163
+ ]
1164
+ },
1165
+ {
1166
+ "chipId": "CA1",
1167
+ "center": {
1168
+ "x": 12.1125,
1169
+ "y": 4.25
1170
+ },
1171
+ "width": 0.9249999999999989,
1172
+ "height": 0.7600000000000011,
1173
+ "pins": [
1174
+ {
1175
+ "pinId": "schematic_port_311",
1176
+ "displayName": "anode",
1177
+ "x": 12.1,
1178
+ "y": 4.55,
1179
+ "_facingDirection": "y+"
1180
+ },
1181
+ {
1182
+ "pinId": "schematic_port_312",
1183
+ "displayName": "cathode",
1184
+ "x": 12.1,
1185
+ "y": 3.95,
1186
+ "_facingDirection": "y-"
1187
+ }
1188
+ ],
1189
+ "symbolName": "capacitor_down"
1190
+ },
1191
+ {
1192
+ "chipId": "CA2",
1193
+ "center": {
1194
+ "x": 12.1725,
1195
+ "y": 2.45
1196
+ },
1197
+ "width": 1.045,
1198
+ "height": 0.7600000000000007,
1199
+ "pins": [
1200
+ {
1201
+ "pinId": "schematic_port_313",
1202
+ "displayName": "anode",
1203
+ "x": 12.1,
1204
+ "y": 2.75,
1205
+ "_facingDirection": "y+"
1206
+ },
1207
+ {
1208
+ "pinId": "schematic_port_314",
1209
+ "displayName": "cathode",
1210
+ "x": 12.1,
1211
+ "y": 2.1500000000000004,
1212
+ "_facingDirection": "y-"
1213
+ }
1214
+ ],
1215
+ "symbolName": "capacitor_down"
1216
+ },
1217
+ {
1218
+ "chipId": "Z61",
1219
+ "center": {
1220
+ "x": 13,
1221
+ "y": 0.15000000000000002
1222
+ },
1223
+ "width": 1.055519499999999,
1224
+ "height": 0.8677407000000004,
1225
+ "pins": [
1226
+ {
1227
+ "pinId": "schematic_port_315",
1228
+ "displayName": "anode",
1229
+ "x": 12.4720875,
1230
+ "y": 0.15262454999999972,
1231
+ "_facingDirection": "x-"
1232
+ },
1233
+ {
1234
+ "pinId": "schematic_port_316",
1235
+ "displayName": "cathode",
1236
+ "x": 13.5279125,
1237
+ "y": 0.14737545000000027,
1238
+ "_facingDirection": "x+"
1239
+ }
1240
+ ],
1241
+ "symbolName": "inductor_right"
1242
+ },
1243
+ {
1244
+ "chipId": "Z62",
1245
+ "center": {
1246
+ "x": 12.2325,
1247
+ "y": -1.6
1248
+ },
1249
+ "width": 1.1649999999999991,
1250
+ "height": 0.7599999999999998,
1251
+ "pins": [
1252
+ {
1253
+ "pinId": "schematic_port_317",
1254
+ "displayName": "anode",
1255
+ "x": 12.1,
1256
+ "y": -1.3,
1257
+ "_facingDirection": "y+"
1258
+ },
1259
+ {
1260
+ "pinId": "schematic_port_318",
1261
+ "displayName": "cathode",
1262
+ "x": 12.1,
1263
+ "y": -1.9000000000000001,
1264
+ "_facingDirection": "y-"
1265
+ }
1266
+ ],
1267
+ "symbolName": "capacitor_down"
1268
+ },
1269
+ {
1270
+ "chipId": "Z60",
1271
+ "center": {
1272
+ "x": 13.8825,
1273
+ "y": -1.6
1274
+ },
1275
+ "width": 1.1649999999999991,
1276
+ "height": 0.7599999999999998,
1277
+ "pins": [
1278
+ {
1279
+ "pinId": "schematic_port_319",
1280
+ "displayName": "anode",
1281
+ "x": 13.75,
1282
+ "y": -1.3,
1283
+ "_facingDirection": "y+"
1284
+ },
1285
+ {
1286
+ "pinId": "schematic_port_320",
1287
+ "displayName": "cathode",
1288
+ "x": 13.75,
1289
+ "y": -1.9000000000000001,
1290
+ "_facingDirection": "y-"
1291
+ }
1292
+ ],
1293
+ "symbolName": "capacitor_down"
1294
+ },
1295
+ {
1296
+ "chipId": "ANT1",
1297
+ "center": {
1298
+ "x": 12.1,
1299
+ "y": -5.275
1300
+ },
1301
+ "width": 1.3999999999999986,
1302
+ "height": 2.3500000000000014,
1303
+ "pins": [
1304
+ {
1305
+ "pinId": "schematic_port_321",
1306
+ "displayName": "2",
1307
+ "x": 11,
1308
+ "y": -5.15,
1309
+ "_facingDirection": "x-"
1310
+ },
1311
+ {
1312
+ "pinId": "schematic_port_322",
1313
+ "displayName": "1",
1314
+ "x": 11,
1315
+ "y": -6.45,
1316
+ "_facingDirection": "x-"
1317
+ },
1318
+ {
1319
+ "pinId": "schematic_port_323",
1320
+ "displayName": "3",
1321
+ "x": 13.2,
1322
+ "y": -5.15,
1323
+ "_facingDirection": "x+"
1324
+ }
1325
+ ]
1326
+ }
1327
+ ],
1328
+ "directConnections": [
1329
+ {
1330
+ "netId": ".U1 > .pin9 to C110.pin1",
1331
+ "netLabelWidth": 0.6,
1332
+ "pinIds": [
1333
+ "schematic_port_209",
1334
+ "schematic_port_256"
1335
+ ],
1336
+ "netLabelText": "VDDS"
1337
+ },
1338
+ {
1339
+ "netId": ".U1 > .pin17 to C111.pin1",
1340
+ "netLabelWidth": 0.6,
1341
+ "pinIds": [
1342
+ "schematic_port_217",
1343
+ "schematic_port_258"
1344
+ ],
1345
+ "netLabelText": "VDDS"
1346
+ },
1347
+ {
1348
+ "netId": ".U1 > .pin25 to R1.pin2",
1349
+ "netLabelWidth": 1.32,
1350
+ "pinIds": [
1351
+ "schematic_port_225",
1352
+ "schematic_port_289"
1353
+ ],
1354
+ "netLabelText": "U1_N_RESET"
1355
+ },
1356
+ {
1357
+ "netId": ".U1 > .pin28 to C9.pin1",
1358
+ "netLabelWidth": 0.6,
1359
+ "pinIds": [
1360
+ "schematic_port_228",
1361
+ "schematic_port_254"
1362
+ ],
1363
+ "netLabelText": "VDDD"
1364
+ },
1365
+ {
1366
+ "netId": ".U1 > .pin29 to C104.pin1",
1367
+ "netLabelWidth": 0.6,
1368
+ "pinIds": [
1369
+ "schematic_port_229",
1370
+ "schematic_port_248"
1371
+ ],
1372
+ "netLabelText": "VDDS"
1373
+ },
1374
+ {
1375
+ "netId": ".U1 > .pin31 to C103.pin1",
1376
+ "netLabelWidth": 0.6,
1377
+ "pinIds": [
1378
+ "schematic_port_231",
1379
+ "schematic_port_250"
1380
+ ],
1381
+ "netLabelText": "VDDS"
1382
+ },
1383
+ {
1384
+ "netId": ".U1 > .pin38 to C102.pin1",
1385
+ "netLabelWidth": 0.6,
1386
+ "pinIds": [
1387
+ "schematic_port_238",
1388
+ "schematic_port_252"
1389
+ ],
1390
+ "netLabelText": "VDDS"
1391
+ },
1392
+ {
1393
+ "netId": ".U1 > .pin39 to C33.pin1",
1394
+ "netLabelWidth": 0.84,
1395
+ "pinIds": [
1396
+ "schematic_port_239",
1397
+ "schematic_port_294"
1398
+ ],
1399
+ "netLabelText": "U1_ANT"
1400
+ },
1401
+ {
1402
+ "netId": ".L1 > .pin1 to C105.pin1",
1403
+ "pinIds": [
1404
+ "schematic_port_268",
1405
+ "schematic_port_266"
1406
+ ],
1407
+ "netLabelText": "VDDR"
1408
+ },
1409
+ {
1410
+ "netId": ".L1 > .pin2 to U1.pin30",
1411
+ "netLabelWidth": 1.32,
1412
+ "pinIds": [
1413
+ "schematic_port_269",
1414
+ "schematic_port_230"
1415
+ ],
1416
+ "netLabelText": "U1_DCDC_SW"
1417
+ },
1418
+ {
1419
+ "netId": ".Y3 > .pin1 to U1.pin26",
1420
+ "netLabelWidth": 0.6,
1421
+ "pinIds": [
1422
+ "schematic_port_270",
1423
+ "schematic_port_226"
1424
+ ],
1425
+ "netLabelText": "X32P"
1426
+ },
1427
+ {
1428
+ "netId": ".C81 > .pin1 to R6.pin2",
1429
+ "pinIds": [
1430
+ "schematic_port_272",
1431
+ "schematic_port_277"
1432
+ ],
1433
+ "netLabelText": "X32P"
1434
+ },
1435
+ {
1436
+ "netId": ".R6 > .pin2 to Y3.pin1",
1437
+ "pinIds": [
1438
+ "schematic_port_277",
1439
+ "schematic_port_270"
1440
+ ],
1441
+ "netLabelText": "X32P"
1442
+ },
1443
+ {
1444
+ "netId": ".R1 > .pin2 to C92.pin1",
1445
+ "pinIds": [
1446
+ "schematic_port_289",
1447
+ "schematic_port_290"
1448
+ ],
1449
+ "netLabelText": "U1_N_RESET"
1450
+ },
1451
+ {
1452
+ "netId": ".C33 > .pin1 to L33.pin1",
1453
+ "pinIds": [
1454
+ "schematic_port_294",
1455
+ "schematic_port_292"
1456
+ ],
1457
+ "netLabelText": "U1_ANT"
1458
+ },
1459
+ {
1460
+ "netId": ".C33 > .pin2 to L34.pin1",
1461
+ "pinIds": [
1462
+ "schematic_port_295",
1463
+ "schematic_port_296"
1464
+ ],
1465
+ "netLabelText": "C33_pin2"
1466
+ }
1467
+ ],
1468
+ "netConnections": [
1469
+ {
1470
+ "netId": "VDDR",
1471
+ "isGround": false,
1472
+ "netLabelWidth": 0.42,
1473
+ "netLabelHeight": 0.6,
1474
+ "pinIds": [
1475
+ "schematic_port_201",
1476
+ "schematic_port_202",
1477
+ "schematic_port_234",
1478
+ "schematic_port_260",
1479
+ "schematic_port_262",
1480
+ "schematic_port_264",
1481
+ "schematic_port_266",
1482
+ "schematic_port_268"
1483
+ ],
1484
+ "netLabelText": "VDDR"
1485
+ },
1486
+ {
1487
+ "netId": "DIO0",
1488
+ "isGround": false,
1489
+ "netLabelWidth": 0.6,
1490
+ "anchoredNetLabelWidth": 0.6,
1491
+ "allowInlineNetLabel": true,
1492
+ "inlineNetLabelHeight": 0.12,
1493
+ "inlineNetLabelWidth": 0.4,
1494
+ "pinIds": [
1495
+ "schematic_port_203"
1496
+ ],
1497
+ "netLabelText": "DIO0"
1498
+ },
1499
+ {
1500
+ "netId": "DIO1",
1501
+ "isGround": false,
1502
+ "netLabelWidth": 0.6,
1503
+ "anchoredNetLabelWidth": 0.6,
1504
+ "allowInlineNetLabel": true,
1505
+ "inlineNetLabelHeight": 0.12,
1506
+ "inlineNetLabelWidth": 0.4,
1507
+ "pinIds": [
1508
+ "schematic_port_204"
1509
+ ],
1510
+ "netLabelText": "DIO1"
1511
+ },
1512
+ {
1513
+ "netId": "DIO2",
1514
+ "isGround": false,
1515
+ "netLabelWidth": 0.6,
1516
+ "anchoredNetLabelWidth": 0.6,
1517
+ "allowInlineNetLabel": true,
1518
+ "inlineNetLabelHeight": 0.12,
1519
+ "inlineNetLabelWidth": 0.4,
1520
+ "pinIds": [
1521
+ "schematic_port_205"
1522
+ ],
1523
+ "netLabelText": "DIO2"
1524
+ },
1525
+ {
1526
+ "netId": "DIO3",
1527
+ "isGround": false,
1528
+ "netLabelWidth": 0.6,
1529
+ "anchoredNetLabelWidth": 0.6,
1530
+ "allowInlineNetLabel": true,
1531
+ "inlineNetLabelHeight": 0.12,
1532
+ "inlineNetLabelWidth": 0.4,
1533
+ "pinIds": [
1534
+ "schematic_port_206"
1535
+ ],
1536
+ "netLabelText": "DIO3"
1537
+ },
1538
+ {
1539
+ "netId": "DIO4",
1540
+ "isGround": false,
1541
+ "netLabelWidth": 0.6,
1542
+ "anchoredNetLabelWidth": 0.6,
1543
+ "allowInlineNetLabel": true,
1544
+ "inlineNetLabelHeight": 0.12,
1545
+ "inlineNetLabelWidth": 0.4,
1546
+ "pinIds": [
1547
+ "schematic_port_207"
1548
+ ],
1549
+ "netLabelText": "DIO4"
1550
+ },
1551
+ {
1552
+ "netId": "DIO5",
1553
+ "isGround": false,
1554
+ "netLabelWidth": 0.6,
1555
+ "anchoredNetLabelWidth": 0.6,
1556
+ "allowInlineNetLabel": true,
1557
+ "inlineNetLabelHeight": 0.12,
1558
+ "inlineNetLabelWidth": 0.4,
1559
+ "pinIds": [
1560
+ "schematic_port_208"
1561
+ ],
1562
+ "netLabelText": "DIO5"
1563
+ },
1564
+ {
1565
+ "netId": "VDDS",
1566
+ "isGround": false,
1567
+ "netLabelWidth": 0.42,
1568
+ "netLabelHeight": 0.6,
1569
+ "pinIds": [
1570
+ "schematic_port_209",
1571
+ "schematic_port_217",
1572
+ "schematic_port_218",
1573
+ "schematic_port_229",
1574
+ "schematic_port_231",
1575
+ "schematic_port_238",
1576
+ "schematic_port_243",
1577
+ "schematic_port_244",
1578
+ "schematic_port_246",
1579
+ "schematic_port_248",
1580
+ "schematic_port_250",
1581
+ "schematic_port_252",
1582
+ "schematic_port_256",
1583
+ "schematic_port_258",
1584
+ "schematic_port_288"
1585
+ ],
1586
+ "netLabelText": "VDDS"
1587
+ },
1588
+ {
1589
+ "netId": "DIO7",
1590
+ "isGround": false,
1591
+ "netLabelWidth": 0.6,
1592
+ "anchoredNetLabelWidth": 0.6,
1593
+ "allowInlineNetLabel": true,
1594
+ "inlineNetLabelHeight": 0.12,
1595
+ "inlineNetLabelWidth": 0.4,
1596
+ "pinIds": [
1597
+ "schematic_port_210"
1598
+ ],
1599
+ "netLabelText": "DIO7"
1600
+ },
1601
+ {
1602
+ "netId": "DIO9_SWDIO",
1603
+ "isGround": false,
1604
+ "netLabelWidth": 1.32,
1605
+ "anchoredNetLabelWidth": 1.32,
1606
+ "allowInlineNetLabel": true,
1607
+ "inlineNetLabelHeight": 0.12,
1608
+ "inlineNetLabelWidth": 0.88,
1609
+ "pinIds": [
1610
+ "schematic_port_211"
1611
+ ],
1612
+ "netLabelText": "DIO9_SWDIO"
1613
+ },
1614
+ {
1615
+ "netId": "DIO10_SWDCK",
1616
+ "isGround": false,
1617
+ "netLabelWidth": 1.44,
1618
+ "anchoredNetLabelWidth": 1.44,
1619
+ "allowInlineNetLabel": true,
1620
+ "inlineNetLabelHeight": 0.12,
1621
+ "inlineNetLabelWidth": 0.96,
1622
+ "pinIds": [
1623
+ "schematic_port_212"
1624
+ ],
1625
+ "netLabelText": "DIO10_SWDCK"
1626
+ },
1627
+ {
1628
+ "netId": "DIO11",
1629
+ "isGround": false,
1630
+ "netLabelWidth": 0.72,
1631
+ "anchoredNetLabelWidth": 0.72,
1632
+ "allowInlineNetLabel": true,
1633
+ "inlineNetLabelHeight": 0.12,
1634
+ "inlineNetLabelWidth": 0.48,
1635
+ "pinIds": [
1636
+ "schematic_port_213"
1637
+ ],
1638
+ "netLabelText": "DIO11"
1639
+ },
1640
+ {
1641
+ "netId": "DIO12",
1642
+ "isGround": false,
1643
+ "netLabelWidth": 0.72,
1644
+ "anchoredNetLabelWidth": 0.72,
1645
+ "allowInlineNetLabel": true,
1646
+ "inlineNetLabelHeight": 0.12,
1647
+ "inlineNetLabelWidth": 0.48,
1648
+ "pinIds": [
1649
+ "schematic_port_214"
1650
+ ],
1651
+ "netLabelText": "DIO12"
1652
+ },
1653
+ {
1654
+ "netId": "DIO15",
1655
+ "isGround": false,
1656
+ "netLabelWidth": 0.72,
1657
+ "anchoredNetLabelWidth": 0.72,
1658
+ "allowInlineNetLabel": true,
1659
+ "inlineNetLabelHeight": 0.12,
1660
+ "inlineNetLabelWidth": 0.48,
1661
+ "pinIds": [
1662
+ "schematic_port_215"
1663
+ ],
1664
+ "netLabelText": "DIO15"
1665
+ },
1666
+ {
1667
+ "netId": "DIO16",
1668
+ "isGround": false,
1669
+ "netLabelWidth": 0.72,
1670
+ "anchoredNetLabelWidth": 0.72,
1671
+ "allowInlineNetLabel": true,
1672
+ "inlineNetLabelHeight": 0.12,
1673
+ "inlineNetLabelWidth": 0.48,
1674
+ "pinIds": [
1675
+ "schematic_port_216"
1676
+ ],
1677
+ "netLabelText": "DIO16"
1678
+ },
1679
+ {
1680
+ "netId": "DIO17",
1681
+ "isGround": false,
1682
+ "netLabelWidth": 0.72,
1683
+ "anchoredNetLabelWidth": 0.72,
1684
+ "allowInlineNetLabel": true,
1685
+ "inlineNetLabelHeight": 0.12,
1686
+ "inlineNetLabelWidth": 0.48,
1687
+ "pinIds": [
1688
+ "schematic_port_219"
1689
+ ],
1690
+ "netLabelText": "DIO17"
1691
+ },
1692
+ {
1693
+ "netId": "DIO18",
1694
+ "isGround": false,
1695
+ "netLabelWidth": 0.72,
1696
+ "anchoredNetLabelWidth": 0.72,
1697
+ "allowInlineNetLabel": true,
1698
+ "inlineNetLabelHeight": 0.12,
1699
+ "inlineNetLabelWidth": 0.48,
1700
+ "pinIds": [
1701
+ "schematic_port_220"
1702
+ ],
1703
+ "netLabelText": "DIO18"
1704
+ },
1705
+ {
1706
+ "netId": "DIO19",
1707
+ "isGround": false,
1708
+ "netLabelWidth": 0.72,
1709
+ "anchoredNetLabelWidth": 0.72,
1710
+ "allowInlineNetLabel": true,
1711
+ "inlineNetLabelHeight": 0.12,
1712
+ "inlineNetLabelWidth": 0.48,
1713
+ "pinIds": [
1714
+ "schematic_port_221"
1715
+ ],
1716
+ "netLabelText": "DIO19"
1717
+ },
1718
+ {
1719
+ "netId": "DIO20",
1720
+ "isGround": false,
1721
+ "netLabelWidth": 0.72,
1722
+ "anchoredNetLabelWidth": 0.72,
1723
+ "allowInlineNetLabel": true,
1724
+ "inlineNetLabelHeight": 0.12,
1725
+ "inlineNetLabelWidth": 0.48,
1726
+ "pinIds": [
1727
+ "schematic_port_222"
1728
+ ],
1729
+ "netLabelText": "DIO20"
1730
+ },
1731
+ {
1732
+ "netId": "DIO21",
1733
+ "isGround": false,
1734
+ "netLabelWidth": 0.72,
1735
+ "anchoredNetLabelWidth": 0.72,
1736
+ "allowInlineNetLabel": true,
1737
+ "inlineNetLabelHeight": 0.12,
1738
+ "inlineNetLabelWidth": 0.48,
1739
+ "pinIds": [
1740
+ "schematic_port_223"
1741
+ ],
1742
+ "netLabelText": "DIO21"
1743
+ },
1744
+ {
1745
+ "netId": "DIO22",
1746
+ "isGround": false,
1747
+ "netLabelWidth": 0.72,
1748
+ "anchoredNetLabelWidth": 0.72,
1749
+ "allowInlineNetLabel": true,
1750
+ "inlineNetLabelHeight": 0.12,
1751
+ "inlineNetLabelWidth": 0.48,
1752
+ "pinIds": [
1753
+ "schematic_port_224"
1754
+ ],
1755
+ "netLabelText": "DIO22"
1756
+ },
1757
+ {
1758
+ "netId": "X32P",
1759
+ "isGround": false,
1760
+ "netLabelWidth": 0.6,
1761
+ "anchoredNetLabelWidth": 0.6,
1762
+ "allowInlineNetLabel": true,
1763
+ "inlineNetLabelHeight": 0.12,
1764
+ "inlineNetLabelWidth": 0.4,
1765
+ "pinIds": [
1766
+ "schematic_port_226",
1767
+ "schematic_port_270",
1768
+ "schematic_port_272",
1769
+ "schematic_port_277"
1770
+ ],
1771
+ "netLabelText": "X32P"
1772
+ },
1773
+ {
1774
+ "netId": "X32N",
1775
+ "isGround": false,
1776
+ "netLabelWidth": 0.6,
1777
+ "anchoredNetLabelWidth": 0.6,
1778
+ "allowInlineNetLabel": true,
1779
+ "inlineNetLabelHeight": 0.12,
1780
+ "inlineNetLabelWidth": 0.4,
1781
+ "pinIds": [
1782
+ "schematic_port_227",
1783
+ "schematic_port_271",
1784
+ "schematic_port_274",
1785
+ "schematic_port_278"
1786
+ ],
1787
+ "netLabelText": "X32N"
1788
+ },
1789
+ {
1790
+ "netId": "VDDD",
1791
+ "isGround": false,
1792
+ "netLabelWidth": 0.42,
1793
+ "netLabelHeight": 0.6,
1794
+ "pinIds": [
1795
+ "schematic_port_228",
1796
+ "schematic_port_254"
1797
+ ],
1798
+ "netLabelText": "VDDD"
1799
+ },
1800
+ {
1801
+ "netId": "DIO27",
1802
+ "isGround": false,
1803
+ "netLabelWidth": 0.72,
1804
+ "anchoredNetLabelWidth": 0.72,
1805
+ "allowInlineNetLabel": true,
1806
+ "inlineNetLabelHeight": 0.12,
1807
+ "inlineNetLabelWidth": 0.48,
1808
+ "pinIds": [
1809
+ "schematic_port_232"
1810
+ ],
1811
+ "netLabelText": "DIO27"
1812
+ },
1813
+ {
1814
+ "netId": "DIO28",
1815
+ "isGround": false,
1816
+ "netLabelWidth": 0.72,
1817
+ "anchoredNetLabelWidth": 0.72,
1818
+ "allowInlineNetLabel": true,
1819
+ "inlineNetLabelHeight": 0.12,
1820
+ "inlineNetLabelWidth": 0.48,
1821
+ "pinIds": [
1822
+ "schematic_port_233"
1823
+ ],
1824
+ "netLabelText": "DIO28"
1825
+ },
1826
+ {
1827
+ "netId": "X48P",
1828
+ "isGround": false,
1829
+ "netLabelWidth": 0.6,
1830
+ "anchoredNetLabelWidth": 0.6,
1831
+ "allowInlineNetLabel": true,
1832
+ "inlineNetLabelHeight": 0.12,
1833
+ "inlineNetLabelWidth": 0.4,
1834
+ "pinIds": [
1835
+ "schematic_port_235",
1836
+ "schematic_port_281",
1837
+ "schematic_port_286"
1838
+ ],
1839
+ "netLabelText": "X48P"
1840
+ },
1841
+ {
1842
+ "netId": "X48N",
1843
+ "isGround": false,
1844
+ "netLabelWidth": 0.6,
1845
+ "anchoredNetLabelWidth": 0.6,
1846
+ "allowInlineNetLabel": true,
1847
+ "inlineNetLabelHeight": 0.12,
1848
+ "inlineNetLabelWidth": 0.4,
1849
+ "pinIds": [
1850
+ "schematic_port_236",
1851
+ "schematic_port_280",
1852
+ "schematic_port_284"
1853
+ ],
1854
+ "netLabelText": "X48N"
1855
+ },
1856
+ {
1857
+ "netId": "GND",
1858
+ "isGround": true,
1859
+ "netLabelWidth": 0.42,
1860
+ "netLabelHeight": 0.48,
1861
+ "pinIds": [
1862
+ "schematic_port_240",
1863
+ "schematic_port_241",
1864
+ "schematic_port_245",
1865
+ "schematic_port_247",
1866
+ "schematic_port_249",
1867
+ "schematic_port_251",
1868
+ "schematic_port_253",
1869
+ "schematic_port_255",
1870
+ "schematic_port_257",
1871
+ "schematic_port_259",
1872
+ "schematic_port_261",
1873
+ "schematic_port_263",
1874
+ "schematic_port_265",
1875
+ "schematic_port_267",
1876
+ "schematic_port_273",
1877
+ "schematic_port_275",
1878
+ "schematic_port_282",
1879
+ "schematic_port_283",
1880
+ "schematic_port_285",
1881
+ "schematic_port_287",
1882
+ "schematic_port_291",
1883
+ "schematic_port_297",
1884
+ "schematic_port_299",
1885
+ "schematic_port_303",
1886
+ "schematic_port_305",
1887
+ "schematic_port_306",
1888
+ "schematic_port_307",
1889
+ "schematic_port_309",
1890
+ "schematic_port_310",
1891
+ "schematic_port_318",
1892
+ "schematic_port_320",
1893
+ "schematic_port_321",
1894
+ "schematic_port_323"
1895
+ ],
1896
+ "netLabelText": "GND"
1897
+ },
1898
+ {
1899
+ "netId": "WMCU_VDD",
1900
+ "isGround": false,
1901
+ "netLabelWidth": 1.08,
1902
+ "anchoredNetLabelWidth": 1.08,
1903
+ "allowInlineNetLabel": true,
1904
+ "inlineNetLabelHeight": 0.12,
1905
+ "inlineNetLabelWidth": 0.72,
1906
+ "pinIds": [
1907
+ "schematic_port_242"
1908
+ ],
1909
+ "netLabelText": "WMCU_VDD"
1910
+ },
1911
+ {
1912
+ "netId": "DIO23",
1913
+ "isGround": false,
1914
+ "netLabelWidth": 0.72,
1915
+ "anchoredNetLabelWidth": 0.72,
1916
+ "allowInlineNetLabel": true,
1917
+ "inlineNetLabelHeight": 0.12,
1918
+ "inlineNetLabelWidth": 0.48,
1919
+ "pinIds": [
1920
+ "schematic_port_276"
1921
+ ],
1922
+ "netLabelText": "DIO23"
1923
+ },
1924
+ {
1925
+ "netId": "DIO24",
1926
+ "isGround": false,
1927
+ "netLabelWidth": 0.72,
1928
+ "anchoredNetLabelWidth": 0.72,
1929
+ "allowInlineNetLabel": true,
1930
+ "inlineNetLabelHeight": 0.12,
1931
+ "inlineNetLabelWidth": 0.48,
1932
+ "pinIds": [
1933
+ "schematic_port_279"
1934
+ ],
1935
+ "netLabelText": "DIO24"
1936
+ },
1937
+ {
1938
+ "netId": "RF_MATCH_1",
1939
+ "isGround": false,
1940
+ "netLabelWidth": 1.32,
1941
+ "anchoredNetLabelWidth": 1.32,
1942
+ "allowInlineNetLabel": true,
1943
+ "inlineNetLabelHeight": 0.12,
1944
+ "inlineNetLabelWidth": 0.88,
1945
+ "pinIds": [
1946
+ "schematic_port_293",
1947
+ "schematic_port_298",
1948
+ "schematic_port_300"
1949
+ ],
1950
+ "netLabelText": "RF_MATCH_1"
1951
+ },
1952
+ {
1953
+ "netId": "RF_FEED",
1954
+ "isGround": false,
1955
+ "netLabelWidth": 0.96,
1956
+ "anchoredNetLabelWidth": 0.96,
1957
+ "allowInlineNetLabel": true,
1958
+ "inlineNetLabelHeight": 0.12,
1959
+ "inlineNetLabelWidth": 0.64,
1960
+ "pinIds": [
1961
+ "schematic_port_301",
1962
+ "schematic_port_302",
1963
+ "schematic_port_304",
1964
+ "schematic_port_312",
1965
+ "schematic_port_313"
1966
+ ],
1967
+ "netLabelText": "RF_FEED"
1968
+ },
1969
+ {
1970
+ "netId": "RF_TEST",
1971
+ "isGround": false,
1972
+ "netLabelWidth": 0.96,
1973
+ "anchoredNetLabelWidth": 0.96,
1974
+ "allowInlineNetLabel": true,
1975
+ "inlineNetLabelHeight": 0.12,
1976
+ "inlineNetLabelWidth": 0.64,
1977
+ "pinIds": [
1978
+ "schematic_port_308",
1979
+ "schematic_port_311"
1980
+ ],
1981
+ "netLabelText": "RF_TEST"
1982
+ },
1983
+ {
1984
+ "netId": "ANT_MATCH_IN",
1985
+ "isGround": false,
1986
+ "netLabelWidth": 1.56,
1987
+ "anchoredNetLabelWidth": 1.56,
1988
+ "allowInlineNetLabel": true,
1989
+ "inlineNetLabelHeight": 0.12,
1990
+ "inlineNetLabelWidth": 1.04,
1991
+ "pinIds": [
1992
+ "schematic_port_314",
1993
+ "schematic_port_315",
1994
+ "schematic_port_317"
1995
+ ],
1996
+ "netLabelText": "ANT_MATCH_IN"
1997
+ },
1998
+ {
1999
+ "netId": "ANT_MATCH_OUT",
2000
+ "isGround": false,
2001
+ "netLabelWidth": 1.68,
2002
+ "anchoredNetLabelWidth": 1.68,
2003
+ "allowInlineNetLabel": true,
2004
+ "inlineNetLabelHeight": 0.12,
2005
+ "inlineNetLabelWidth": 1.12,
2006
+ "pinIds": [
2007
+ "schematic_port_316",
2008
+ "schematic_port_319",
2009
+ "schematic_port_322"
2010
+ ],
2011
+ "netLabelText": "ANT_MATCH_OUT"
2012
+ }
2013
+ ],
2014
+ "textBoxes": [
2015
+ {
2016
+ "chipId": "U1",
2017
+ "center": {
2018
+ "x": -1.42,
2019
+ "y": -2.9299999999999997
2020
+ },
2021
+ "width": 2.16,
2022
+ "height": 0.17999999999999972,
2023
+ "text": "CC2745R10E0WRHARQ1"
2024
+ },
2025
+ {
2026
+ "chipId": "U1",
2027
+ "center": {
2028
+ "x": -2.38,
2029
+ "y": 2.915
2030
+ },
2031
+ "width": 0.3600000000000003,
2032
+ "height": 0.24999999999999956,
2033
+ "text": "U1"
2034
+ }
2035
+ ],
2036
+ "availableNetLabelOrientations": {
2037
+ "VDDR": [
2038
+ "y+"
2039
+ ],
2040
+ "DIO0": [
2041
+ "x-",
2042
+ "x+"
2043
+ ],
2044
+ "DIO1": [
2045
+ "x-",
2046
+ "x+"
2047
+ ],
2048
+ "DIO2": [
2049
+ "x-",
2050
+ "x+"
2051
+ ],
2052
+ "DIO3": [
2053
+ "x-",
2054
+ "x+"
2055
+ ],
2056
+ "DIO4": [
2057
+ "x-",
2058
+ "x+"
2059
+ ],
2060
+ "DIO5": [
2061
+ "x-",
2062
+ "x+"
2063
+ ],
2064
+ "DIO7": [
2065
+ "x-",
2066
+ "x+"
2067
+ ],
2068
+ "DIO9_SWDIO": [
2069
+ "x-",
2070
+ "x+"
2071
+ ],
2072
+ "DIO10_SWDCK": [
2073
+ "x-",
2074
+ "x+"
2075
+ ],
2076
+ "DIO11": [
2077
+ "x-",
2078
+ "x+"
2079
+ ],
2080
+ "DIO12": [
2081
+ "x-",
2082
+ "x+"
2083
+ ],
2084
+ "DIO15": [
2085
+ "x-",
2086
+ "x+"
2087
+ ],
2088
+ "DIO16": [
2089
+ "x-",
2090
+ "x+"
2091
+ ],
2092
+ "VDDS": [
2093
+ "y+"
2094
+ ],
2095
+ "DIO17": [
2096
+ "x-",
2097
+ "x+"
2098
+ ],
2099
+ "DIO18": [
2100
+ "x-",
2101
+ "x+"
2102
+ ],
2103
+ "DIO19": [
2104
+ "x-",
2105
+ "x+"
2106
+ ],
2107
+ "DIO20": [
2108
+ "x-",
2109
+ "x+"
2110
+ ],
2111
+ "DIO21": [
2112
+ "x-",
2113
+ "x+"
2114
+ ],
2115
+ "DIO22": [
2116
+ "x-",
2117
+ "x+"
2118
+ ],
2119
+ "X32P": [
2120
+ "x-",
2121
+ "x+"
2122
+ ],
2123
+ "X32N": [
2124
+ "x-",
2125
+ "x+"
2126
+ ],
2127
+ "DIO27": [
2128
+ "x-",
2129
+ "x+"
2130
+ ],
2131
+ "DIO28": [
2132
+ "x-",
2133
+ "x+"
2134
+ ],
2135
+ "X48P": [
2136
+ "x-",
2137
+ "x+"
2138
+ ],
2139
+ "X48N": [
2140
+ "x-",
2141
+ "x+"
2142
+ ],
2143
+ "GND": [
2144
+ "y-"
2145
+ ],
2146
+ "WMCU_VDD": [
2147
+ "x-",
2148
+ "x+"
2149
+ ],
2150
+ "VDDD": [
2151
+ "y+"
2152
+ ],
2153
+ "DIO23": [
2154
+ "x-",
2155
+ "x+"
2156
+ ],
2157
+ "DIO24": [
2158
+ "x-",
2159
+ "x+"
2160
+ ],
2161
+ "RF_MATCH_1": [
2162
+ "x-",
2163
+ "x+"
2164
+ ],
2165
+ "RF_FEED": [
2166
+ "x-",
2167
+ "x+"
2168
+ ],
2169
+ "RF_TEST": [
2170
+ "x-",
2171
+ "x+"
2172
+ ],
2173
+ "ANT_MATCH_IN": [
2174
+ "x-",
2175
+ "x+"
2176
+ ],
2177
+ "ANT_MATCH_OUT": [
2178
+ "x-",
2179
+ "x+"
2180
+ ]
2181
+ },
2182
+ "maxMspPairDistance": 2.4
2183
+ }