@tscircuit/schematic-trace-solver 0.0.186 → 0.0.188

This diff represents the content of publicly available package versions that have been released to one of the supported registries. The information contained in this diff is provided for informational purposes only and reflects changes between package versions as they appear in their respective public registries.
Files changed (53) hide show
  1. package/dist/index.d.ts +40 -23
  2. package/dist/index.js +1041 -319
  3. package/lib/solvers/InlineNetLabelSolver/InlineNetLabelSolver.ts +611 -230
  4. package/lib/solvers/InlineNetLabelSolver/alignPortOnlyInlineNetLabelStubs.ts +2 -6
  5. package/lib/solvers/InlineNetLabelSolver/getInlineLabelObstacles.ts +64 -0
  6. package/lib/solvers/InlineNetLabelSolver/getLocalTraceLabelShifts.ts +407 -0
  7. package/lib/solvers/InlineNetLabelSolver/getOutputLabelCollisions.ts +145 -0
  8. package/lib/solvers/InlineNetLabelSolver/isLabelRepresentedInline.ts +15 -0
  9. package/lib/solvers/InlineNetLabelSolver/pushAnchoredNetLabelsAwayFromInlineLabels.ts +61 -31
  10. package/lib/solvers/NetLabelNetLabelCollisionSolver/NetLabelNetLabelCollisionSolver.ts +83 -14
  11. package/lib/solvers/NetLabelToTraceSolver/NetLabelToTraceSolver.ts +4 -3
  12. package/lib/solvers/SameNetJunctionAlignmentSolver/alignSameNetJunctions.ts +14 -11
  13. package/lib/solvers/SchematicTracePipelineSolver/SchematicTracePipelineSolver.ts +3 -0
  14. package/lib/types/InputProblem.ts +2 -2
  15. package/package.json +1 -1
  16. package/site/bug-reports/bug-report-20260907T083336Z.page.tsx +4 -0
  17. package/site/bug-reports/bug-report-20260907T110144Z.page.tsx +4 -0
  18. package/site/bug-reports/bug-report-20260907T145640Z.page.tsx +4 -0
  19. package/tests/bug-reports/bug-report-20260806T093501Z/__snapshots__/bug-report-20260806T093501Z.snap.svg +2 -2
  20. package/tests/bug-reports/bug-report-20260811T075142Z/__snapshots__/bug-report-20260811T075142Z.snap.svg +18 -18
  21. package/tests/bug-reports/bug-report-20260819T091818Z/__snapshots__/bug-report-20260819T091818Z.snap.svg +2 -2
  22. package/tests/bug-reports/bug-report-20260819T091818Z/bug-report-20260819T091818Z.test.ts +21 -0
  23. package/tests/bug-reports/bug-report-20260825T103621Z/__snapshots__/bug-report-20260825T103621Z.snap.svg +5 -38
  24. package/tests/bug-reports/bug-report-20260826T072956Z/__snapshots__/bug-report-20260826T072956Z.snap.svg +3 -9
  25. package/tests/bug-reports/bug-report-20260901T055358Z/__snapshots__/bug-report-20260901T055358Z.snap.svg +18 -30
  26. package/tests/bug-reports/bug-report-20260901T055358Z/bug-report-20260901T055358Z.test.ts +33 -0
  27. package/tests/bug-reports/bug-report-20260907T083336Z/__snapshots__/bug-report-20260907T083336Z.snap.svg +520 -0
  28. package/tests/bug-reports/bug-report-20260907T083336Z/bug-report-20260907T083336Z.json +2031 -0
  29. package/tests/bug-reports/bug-report-20260907T083336Z/bug-report-20260907T083336Z.test.ts +27 -0
  30. package/tests/bug-reports/bug-report-20260907T110144Z/__snapshots__/bug-report-20260907T110144Z.snap.svg +282 -0
  31. package/tests/bug-reports/bug-report-20260907T110144Z/bug-report-20260907T110144Z.json +1073 -0
  32. package/tests/bug-reports/bug-report-20260907T110144Z/bug-report-20260907T110144Z.test.ts +12 -0
  33. package/tests/bug-reports/bug-report-20260907T145640Z/__snapshots__/bug-report-20260907T145640Z.snap.svg +1107 -0
  34. package/tests/bug-reports/bug-report-20260907T145640Z/bug-report-20260907T145640Z.json +3563 -0
  35. package/tests/bug-reports/bug-report-20260907T145640Z/bug-report-20260907T145640Z.test.ts +117 -0
  36. package/tests/repros/__snapshots__/board-1273-trace-overlap-cycle.snap.svg +2 -2
  37. package/tests/repros/__snapshots__/repro-battery-management-bq24073.snap.svg +4 -4
  38. package/tests/repros/__snapshots__/repro-board-648-esp12f-section.snap.svg +2 -2
  39. package/tests/repros/__snapshots__/repro-core-tb67s579ftg-inline-label-routing.snap.svg +20 -20
  40. package/tests/repros/__snapshots__/repro-esp12f-section.snap.svg +37 -55
  41. package/tests/repros/__snapshots__/repro-hub-usb-sheet.snap.svg +44 -68
  42. package/tests/repros/__snapshots__/repro-mspm0l1306-capacitor-symmetry.snap.svg +3 -9
  43. package/tests/repros/__snapshots__/repro-usb-power-vbus-label-detour.snap.svg +50 -74
  44. package/tests/repros/__snapshots__/repro48-555-timer-vcc-rail-label.snap.svg +2 -2
  45. package/tests/repros/repro-battery-management-bq24073.test.ts +13 -1
  46. package/tests/repros/repro-hub-usb-sheet.test.ts +25 -0
  47. package/tests/repros/repro-usb-power-vbus-label-detour.test.ts +59 -13
  48. package/tests/solvers/InlineNetLabelSolver/local-trace-label-shifts.test.ts +296 -0
  49. package/tests/solvers/InlineNetLabelSolver/multi-pin-connected-components.test.ts +7 -4
  50. package/tests/solvers/InlineNetLabelSolver/push-anchored-net-labels-away.test.ts +2 -1
  51. package/tests/solvers/InlineNetLabelSolver/shared-direct-and-named-connection.test.ts +62 -0
  52. package/tests/solvers/InlineNetLabelSolver/two-pin-terminal-stubs-atomic.test.ts +9 -3
  53. package/tests/solvers/SameNetJunctionAlignmentSolver/parallel-load-rails.test.ts +24 -0
@@ -0,0 +1,1073 @@
1
+ {
2
+ "chips": [
3
+ {
4
+ "chipId": "schematic_component_0",
5
+ "center": {
6
+ "x": 0,
7
+ "y": 0
8
+ },
9
+ "width": 3.8,
10
+ "height": 13,
11
+ "pins": [
12
+ {
13
+ "pinId": "schematic_port_0",
14
+ "displayName": "VCC_PLL",
15
+ "x": -1.9,
16
+ "y": 2.599999999999992
17
+ },
18
+ {
19
+ "pinId": "schematic_port_1",
20
+ "displayName": "VCC_RTC",
21
+ "x": -1.9,
22
+ "y": 1.3999999999999915
23
+ },
24
+ {
25
+ "pinId": "schematic_port_2",
26
+ "displayName": "LDOA_OUT",
27
+ "x": -1.9,
28
+ "y": 0.9999999999999911
29
+ },
30
+ {
31
+ "pinId": "schematic_port_3",
32
+ "displayName": "LDO_IN",
33
+ "x": -1.9,
34
+ "y": 0.7999999999999909
35
+ },
36
+ {
37
+ "pinId": "schematic_port_4",
38
+ "displayName": "LDOB_OUT",
39
+ "x": -1.9,
40
+ "y": 0.5999999999999908
41
+ },
42
+ {
43
+ "pinId": "schematic_port_5",
44
+ "displayName": "VCC_PE",
45
+ "x": -1.9,
46
+ "y": -0.20000000000000995
47
+ },
48
+ {
49
+ "pinId": "schematic_port_6",
50
+ "displayName": "VDD_SYS0",
51
+ "x": -1.9,
52
+ "y": -2.6000000000000068
53
+ },
54
+ {
55
+ "pinId": "schematic_port_7",
56
+ "displayName": "VCC_DRAM0",
57
+ "x": -1.9,
58
+ "y": -3.0000000000000053
59
+ },
60
+ {
61
+ "pinId": "schematic_port_8",
62
+ "displayName": "VCC_DRAM1",
63
+ "x": -1.9,
64
+ "y": -3.2000000000000046
65
+ },
66
+ {
67
+ "pinId": "schematic_port_9",
68
+ "displayName": "VDD18_DRAM",
69
+ "x": -1.9,
70
+ "y": -3.400000000000004
71
+ },
72
+ {
73
+ "pinId": "schematic_port_10",
74
+ "displayName": "VDD_SYS1",
75
+ "x": -1.9,
76
+ "y": -3.600000000000003
77
+ },
78
+ {
79
+ "pinId": "schematic_port_11",
80
+ "displayName": "VCC_LVDS",
81
+ "x": -1.9,
82
+ "y": -6.399999999999993
83
+ },
84
+ {
85
+ "pinId": "schematic_port_12",
86
+ "displayName": "VCC_PD",
87
+ "x": 1.9,
88
+ "y": -6.299999999999994
89
+ },
90
+ {
91
+ "pinId": "schematic_port_13",
92
+ "displayName": "VCC_TVOUT",
93
+ "x": 1.9,
94
+ "y": -4.099999999999994
95
+ },
96
+ {
97
+ "pinId": "schematic_port_14",
98
+ "displayName": "VDD_SYS2",
99
+ "x": 1.9,
100
+ "y": -3.299999999999993
101
+ },
102
+ {
103
+ "pinId": "schematic_port_15",
104
+ "displayName": "VCC_IO",
105
+ "x": 1.9,
106
+ "y": -2.899999999999993
107
+ },
108
+ {
109
+ "pinId": "schematic_port_16",
110
+ "displayName": "AVCC",
111
+ "x": 1.9,
112
+ "y": -1.6999999999999922
113
+ },
114
+ {
115
+ "pinId": "schematic_port_17",
116
+ "displayName": "VRA2",
117
+ "x": 1.9,
118
+ "y": -1.499999999999992
119
+ },
120
+ {
121
+ "pinId": "schematic_port_18",
122
+ "displayName": "AGND",
123
+ "x": 1.9,
124
+ "y": -1.2999999999999918
125
+ },
126
+ {
127
+ "pinId": "schematic_port_19",
128
+ "displayName": "VRA1",
129
+ "x": 1.9,
130
+ "y": -1.0999999999999917
131
+ },
132
+ {
133
+ "pinId": "schematic_port_20",
134
+ "displayName": "HPVCC",
135
+ "x": 1.9,
136
+ "y": -0.09999999999999076
137
+ },
138
+ {
139
+ "pinId": "schematic_port_21",
140
+ "displayName": "VCC_TVIN",
141
+ "x": 1.9,
142
+ "y": 1.9000000000000092
143
+ },
144
+ {
145
+ "pinId": "schematic_port_22",
146
+ "displayName": "VDD_CORE0",
147
+ "x": 1.9,
148
+ "y": 3.700000000000003
149
+ },
150
+ {
151
+ "pinId": "schematic_port_23",
152
+ "displayName": "VDD_CORE1",
153
+ "x": 1.9,
154
+ "y": 3.900000000000002
155
+ },
156
+ {
157
+ "pinId": "schematic_port_24",
158
+ "displayName": "VCC_PG",
159
+ "x": 1.9,
160
+ "y": 6.099999999999994
161
+ },
162
+ {
163
+ "pinId": "schematic_port_25",
164
+ "displayName": "EPAD",
165
+ "x": 1.9,
166
+ "y": 6.299999999999994
167
+ }
168
+ ]
169
+ },
170
+ {
171
+ "chipId": "schematic_component_1",
172
+ "center": {
173
+ "x": -11.8675,
174
+ "y": 8
175
+ },
176
+ "width": 1.1649999999999991,
177
+ "height": 0.7600000000000007,
178
+ "pins": [
179
+ {
180
+ "pinId": "schematic_port_26",
181
+ "displayName": "1",
182
+ "x": -12,
183
+ "y": 8.38,
184
+ "_facingDirection": "y+"
185
+ },
186
+ {
187
+ "pinId": "schematic_port_27",
188
+ "displayName": "2",
189
+ "x": -12,
190
+ "y": 7.619999999999999,
191
+ "_facingDirection": "y-"
192
+ }
193
+ ]
194
+ },
195
+ {
196
+ "chipId": "schematic_component_2",
197
+ "center": {
198
+ "x": -9.927499999999998,
199
+ "y": 8
200
+ },
201
+ "width": 1.045,
202
+ "height": 0.7600000000000007,
203
+ "pins": [
204
+ {
205
+ "pinId": "schematic_port_28",
206
+ "displayName": "1",
207
+ "x": -10,
208
+ "y": 8.38,
209
+ "_facingDirection": "y+"
210
+ },
211
+ {
212
+ "pinId": "schematic_port_29",
213
+ "displayName": "2",
214
+ "x": -10,
215
+ "y": 7.619999999999999,
216
+ "_facingDirection": "y-"
217
+ }
218
+ ]
219
+ },
220
+ {
221
+ "chipId": "schematic_component_3",
222
+ "center": {
223
+ "x": -7.8675,
224
+ "y": 8
225
+ },
226
+ "width": 1.1649999999999991,
227
+ "height": 0.7600000000000007,
228
+ "pins": [
229
+ {
230
+ "pinId": "schematic_port_30",
231
+ "displayName": "1",
232
+ "x": -8,
233
+ "y": 8.38,
234
+ "_facingDirection": "y+"
235
+ },
236
+ {
237
+ "pinId": "schematic_port_31",
238
+ "displayName": "2",
239
+ "x": -8,
240
+ "y": 7.619999999999999,
241
+ "_facingDirection": "y-"
242
+ }
243
+ ]
244
+ },
245
+ {
246
+ "chipId": "schematic_component_4",
247
+ "center": {
248
+ "x": -5.8675,
249
+ "y": 8
250
+ },
251
+ "width": 1.165,
252
+ "height": 0.7600000000000007,
253
+ "pins": [
254
+ {
255
+ "pinId": "schematic_port_32",
256
+ "displayName": "1",
257
+ "x": -6,
258
+ "y": 8.38,
259
+ "_facingDirection": "y+"
260
+ },
261
+ {
262
+ "pinId": "schematic_port_33",
263
+ "displayName": "2",
264
+ "x": -6,
265
+ "y": 7.619999999999999,
266
+ "_facingDirection": "y-"
267
+ }
268
+ ]
269
+ },
270
+ {
271
+ "chipId": "schematic_component_5",
272
+ "center": {
273
+ "x": -3.8674999999999997,
274
+ "y": 8
275
+ },
276
+ "width": 1.1650000000000005,
277
+ "height": 0.7600000000000007,
278
+ "pins": [
279
+ {
280
+ "pinId": "schematic_port_34",
281
+ "displayName": "1",
282
+ "x": -4,
283
+ "y": 8.38,
284
+ "_facingDirection": "y+"
285
+ },
286
+ {
287
+ "pinId": "schematic_port_35",
288
+ "displayName": "2",
289
+ "x": -4,
290
+ "y": 7.619999999999999,
291
+ "_facingDirection": "y-"
292
+ }
293
+ ]
294
+ },
295
+ {
296
+ "chipId": "schematic_component_6",
297
+ "center": {
298
+ "x": -1.8675000000000002,
299
+ "y": 8
300
+ },
301
+ "width": 1.165,
302
+ "height": 0.7600000000000007,
303
+ "pins": [
304
+ {
305
+ "pinId": "schematic_port_36",
306
+ "displayName": "1",
307
+ "x": -2,
308
+ "y": 8.38,
309
+ "_facingDirection": "y+"
310
+ },
311
+ {
312
+ "pinId": "schematic_port_37",
313
+ "displayName": "2",
314
+ "x": -2,
315
+ "y": 7.619999999999999,
316
+ "_facingDirection": "y-"
317
+ }
318
+ ]
319
+ },
320
+ {
321
+ "chipId": "schematic_component_7",
322
+ "center": {
323
+ "x": 0.13249999999999998,
324
+ "y": 8
325
+ },
326
+ "width": 1.165,
327
+ "height": 0.7600000000000007,
328
+ "pins": [
329
+ {
330
+ "pinId": "schematic_port_38",
331
+ "displayName": "1",
332
+ "x": -1.8369701987210297e-17,
333
+ "y": 8.38,
334
+ "_facingDirection": "y+"
335
+ },
336
+ {
337
+ "pinId": "schematic_port_39",
338
+ "displayName": "2",
339
+ "x": 1.8369701987210297e-17,
340
+ "y": 7.619999999999999,
341
+ "_facingDirection": "y-"
342
+ }
343
+ ]
344
+ },
345
+ {
346
+ "chipId": "schematic_component_8",
347
+ "center": {
348
+ "x": 2.1325000000000003,
349
+ "y": 8
350
+ },
351
+ "width": 1.1650000000000003,
352
+ "height": 0.7600000000000007,
353
+ "pins": [
354
+ {
355
+ "pinId": "schematic_port_40",
356
+ "displayName": "1",
357
+ "x": 2,
358
+ "y": 8.38,
359
+ "_facingDirection": "y+"
360
+ },
361
+ {
362
+ "pinId": "schematic_port_41",
363
+ "displayName": "2",
364
+ "x": 2,
365
+ "y": 7.619999999999999,
366
+ "_facingDirection": "y-"
367
+ }
368
+ ]
369
+ },
370
+ {
371
+ "chipId": "schematic_component_9",
372
+ "center": {
373
+ "x": 4.1325,
374
+ "y": 8
375
+ },
376
+ "width": 1.165,
377
+ "height": 0.7600000000000007,
378
+ "pins": [
379
+ {
380
+ "pinId": "schematic_port_42",
381
+ "displayName": "1",
382
+ "x": 4,
383
+ "y": 8.38,
384
+ "_facingDirection": "y+"
385
+ },
386
+ {
387
+ "pinId": "schematic_port_43",
388
+ "displayName": "2",
389
+ "x": 4,
390
+ "y": 7.619999999999999,
391
+ "_facingDirection": "y-"
392
+ }
393
+ ]
394
+ },
395
+ {
396
+ "chipId": "schematic_component_10",
397
+ "center": {
398
+ "x": 6.1325,
399
+ "y": 8
400
+ },
401
+ "width": 1.165,
402
+ "height": 0.7600000000000007,
403
+ "pins": [
404
+ {
405
+ "pinId": "schematic_port_44",
406
+ "displayName": "1",
407
+ "x": 6,
408
+ "y": 8.38,
409
+ "_facingDirection": "y+"
410
+ },
411
+ {
412
+ "pinId": "schematic_port_45",
413
+ "displayName": "2",
414
+ "x": 6,
415
+ "y": 7.619999999999999,
416
+ "_facingDirection": "y-"
417
+ }
418
+ ]
419
+ },
420
+ {
421
+ "chipId": "schematic_component_11",
422
+ "center": {
423
+ "x": 8.1325,
424
+ "y": 8
425
+ },
426
+ "width": 1.165,
427
+ "height": 0.7600000000000007,
428
+ "pins": [
429
+ {
430
+ "pinId": "schematic_port_46",
431
+ "displayName": "1",
432
+ "x": 8,
433
+ "y": 8.38,
434
+ "_facingDirection": "y+"
435
+ },
436
+ {
437
+ "pinId": "schematic_port_47",
438
+ "displayName": "2",
439
+ "x": 8,
440
+ "y": 7.619999999999999,
441
+ "_facingDirection": "y-"
442
+ }
443
+ ]
444
+ },
445
+ {
446
+ "chipId": "schematic_component_12",
447
+ "center": {
448
+ "x": 10.1325,
449
+ "y": 8
450
+ },
451
+ "width": 1.1649999999999991,
452
+ "height": 0.7600000000000007,
453
+ "pins": [
454
+ {
455
+ "pinId": "schematic_port_48",
456
+ "displayName": "1",
457
+ "x": 10,
458
+ "y": 8.38,
459
+ "_facingDirection": "y+"
460
+ },
461
+ {
462
+ "pinId": "schematic_port_49",
463
+ "displayName": "2",
464
+ "x": 10,
465
+ "y": 7.619999999999999,
466
+ "_facingDirection": "y-"
467
+ }
468
+ ]
469
+ },
470
+ {
471
+ "chipId": "schematic_component_13",
472
+ "center": {
473
+ "x": 12.1325,
474
+ "y": 8
475
+ },
476
+ "width": 1.1649999999999991,
477
+ "height": 0.7600000000000007,
478
+ "pins": [
479
+ {
480
+ "pinId": "schematic_port_50",
481
+ "displayName": "1",
482
+ "x": 12,
483
+ "y": 8.38,
484
+ "_facingDirection": "y+"
485
+ },
486
+ {
487
+ "pinId": "schematic_port_51",
488
+ "displayName": "2",
489
+ "x": 12,
490
+ "y": 7.619999999999999,
491
+ "_facingDirection": "y-"
492
+ }
493
+ ]
494
+ },
495
+ {
496
+ "chipId": "schematic_component_14",
497
+ "center": {
498
+ "x": -11.927499999999998,
499
+ "y": -8
500
+ },
501
+ "width": 1.045,
502
+ "height": 0.7600000000000007,
503
+ "pins": [
504
+ {
505
+ "pinId": "schematic_port_52",
506
+ "displayName": "1",
507
+ "x": -12,
508
+ "y": -7.619999999999999,
509
+ "_facingDirection": "y+"
510
+ },
511
+ {
512
+ "pinId": "schematic_port_53",
513
+ "displayName": "2",
514
+ "x": -12,
515
+ "y": -8.38,
516
+ "_facingDirection": "y-"
517
+ }
518
+ ]
519
+ },
520
+ {
521
+ "chipId": "schematic_component_15",
522
+ "center": {
523
+ "x": -9.8675,
524
+ "y": -8
525
+ },
526
+ "width": 1.1649999999999991,
527
+ "height": 0.7600000000000007,
528
+ "pins": [
529
+ {
530
+ "pinId": "schematic_port_54",
531
+ "displayName": "1",
532
+ "x": -10,
533
+ "y": -7.619999999999999,
534
+ "_facingDirection": "y+"
535
+ },
536
+ {
537
+ "pinId": "schematic_port_55",
538
+ "displayName": "2",
539
+ "x": -10,
540
+ "y": -8.38,
541
+ "_facingDirection": "y-"
542
+ }
543
+ ]
544
+ },
545
+ {
546
+ "chipId": "schematic_component_16",
547
+ "center": {
548
+ "x": -7.8675,
549
+ "y": -8
550
+ },
551
+ "width": 1.1649999999999991,
552
+ "height": 0.7600000000000007,
553
+ "pins": [
554
+ {
555
+ "pinId": "schematic_port_56",
556
+ "displayName": "1",
557
+ "x": -8,
558
+ "y": -7.619999999999999,
559
+ "_facingDirection": "y+"
560
+ },
561
+ {
562
+ "pinId": "schematic_port_57",
563
+ "displayName": "2",
564
+ "x": -8,
565
+ "y": -8.38,
566
+ "_facingDirection": "y-"
567
+ }
568
+ ]
569
+ },
570
+ {
571
+ "chipId": "schematic_component_17",
572
+ "center": {
573
+ "x": -5.8675,
574
+ "y": -8
575
+ },
576
+ "width": 1.165,
577
+ "height": 0.7600000000000007,
578
+ "pins": [
579
+ {
580
+ "pinId": "schematic_port_58",
581
+ "displayName": "1",
582
+ "x": -6,
583
+ "y": -7.619999999999999,
584
+ "_facingDirection": "y+"
585
+ },
586
+ {
587
+ "pinId": "schematic_port_59",
588
+ "displayName": "2",
589
+ "x": -6,
590
+ "y": -8.38,
591
+ "_facingDirection": "y-"
592
+ }
593
+ ]
594
+ },
595
+ {
596
+ "chipId": "schematic_component_18",
597
+ "center": {
598
+ "x": -3.8674999999999997,
599
+ "y": -8
600
+ },
601
+ "width": 1.1650000000000005,
602
+ "height": 0.7600000000000007,
603
+ "pins": [
604
+ {
605
+ "pinId": "schematic_port_60",
606
+ "displayName": "1",
607
+ "x": -4,
608
+ "y": -7.619999999999999,
609
+ "_facingDirection": "y+"
610
+ },
611
+ {
612
+ "pinId": "schematic_port_61",
613
+ "displayName": "2",
614
+ "x": -4,
615
+ "y": -8.38,
616
+ "_facingDirection": "y-"
617
+ }
618
+ ]
619
+ },
620
+ {
621
+ "chipId": "schematic_component_19",
622
+ "center": {
623
+ "x": -1.8675000000000002,
624
+ "y": -8
625
+ },
626
+ "width": 1.165,
627
+ "height": 0.7600000000000007,
628
+ "pins": [
629
+ {
630
+ "pinId": "schematic_port_62",
631
+ "displayName": "1",
632
+ "x": -2,
633
+ "y": -7.619999999999999,
634
+ "_facingDirection": "y+"
635
+ },
636
+ {
637
+ "pinId": "schematic_port_63",
638
+ "displayName": "2",
639
+ "x": -2,
640
+ "y": -8.38,
641
+ "_facingDirection": "y-"
642
+ }
643
+ ]
644
+ },
645
+ {
646
+ "chipId": "schematic_component_20",
647
+ "center": {
648
+ "x": 5.1325,
649
+ "y": -8
650
+ },
651
+ "width": 1.165,
652
+ "height": 0.7600000000000007,
653
+ "pins": [
654
+ {
655
+ "pinId": "schematic_port_64",
656
+ "displayName": "1",
657
+ "x": 5,
658
+ "y": -7.619999999999999,
659
+ "_facingDirection": "y+"
660
+ },
661
+ {
662
+ "pinId": "schematic_port_65",
663
+ "displayName": "2",
664
+ "x": 5,
665
+ "y": -8.38,
666
+ "_facingDirection": "y-"
667
+ }
668
+ ]
669
+ },
670
+ {
671
+ "chipId": "schematic_component_21",
672
+ "center": {
673
+ "x": 7.0725,
674
+ "y": -8
675
+ },
676
+ "width": 1.0450000000000008,
677
+ "height": 0.7600000000000007,
678
+ "pins": [
679
+ {
680
+ "pinId": "schematic_port_66",
681
+ "displayName": "1",
682
+ "x": 7,
683
+ "y": -7.619999999999999,
684
+ "_facingDirection": "y+"
685
+ },
686
+ {
687
+ "pinId": "schematic_port_67",
688
+ "displayName": "2",
689
+ "x": 7,
690
+ "y": -8.38,
691
+ "_facingDirection": "y-"
692
+ }
693
+ ]
694
+ },
695
+ {
696
+ "chipId": "schematic_component_22",
697
+ "center": {
698
+ "x": 9.1325,
699
+ "y": -8
700
+ },
701
+ "width": 1.1649999999999991,
702
+ "height": 0.7600000000000007,
703
+ "pins": [
704
+ {
705
+ "pinId": "schematic_port_68",
706
+ "displayName": "1",
707
+ "x": 9,
708
+ "y": -7.619999999999999,
709
+ "_facingDirection": "y+"
710
+ },
711
+ {
712
+ "pinId": "schematic_port_69",
713
+ "displayName": "2",
714
+ "x": 9,
715
+ "y": -8.38,
716
+ "_facingDirection": "y-"
717
+ }
718
+ ]
719
+ },
720
+ {
721
+ "chipId": "schematic_component_23",
722
+ "center": {
723
+ "x": 11.1325,
724
+ "y": -8
725
+ },
726
+ "width": 1.1649999999999991,
727
+ "height": 0.7600000000000007,
728
+ "pins": [
729
+ {
730
+ "pinId": "schematic_port_70",
731
+ "displayName": "1",
732
+ "x": 11,
733
+ "y": -7.619999999999999,
734
+ "_facingDirection": "y+"
735
+ },
736
+ {
737
+ "pinId": "schematic_port_71",
738
+ "displayName": "2",
739
+ "x": 11,
740
+ "y": -8.38,
741
+ "_facingDirection": "y-"
742
+ }
743
+ ]
744
+ }
745
+ ],
746
+ "directConnections": [
747
+ {
748
+ "netId": "capacitor.C9 > port.1 to .U3 > .LDO_IN",
749
+ "netLabelWidth": 0.6,
750
+ "pinIds": [
751
+ "schematic_port_26",
752
+ "schematic_port_3"
753
+ ]
754
+ },
755
+ {
756
+ "netId": "capacitor.C11 > port.1 to .U3 > .VCC_IO",
757
+ "netLabelWidth": 0.6,
758
+ "pinIds": [
759
+ "schematic_port_30",
760
+ "schematic_port_15"
761
+ ]
762
+ },
763
+ {
764
+ "netId": "capacitor.C12 > port.1 to .U3 > .VCC_PE",
765
+ "netLabelWidth": 0.6,
766
+ "pinIds": [
767
+ "schematic_port_32",
768
+ "schematic_port_5"
769
+ ]
770
+ },
771
+ {
772
+ "netId": "capacitor.C13 > port.1 to .U3 > .VCC_PG",
773
+ "netLabelWidth": 0.6,
774
+ "pinIds": [
775
+ "schematic_port_34",
776
+ "schematic_port_24"
777
+ ]
778
+ },
779
+ {
780
+ "netId": "capacitor.C14 > port.1 to .U3 > .VCC_PD",
781
+ "netLabelWidth": 0.6,
782
+ "pinIds": [
783
+ "schematic_port_36",
784
+ "schematic_port_12"
785
+ ]
786
+ },
787
+ {
788
+ "netId": "capacitor.C15 > port.1 to .U3 > .VCC_TVOUT",
789
+ "netLabelWidth": 0.6,
790
+ "pinIds": [
791
+ "schematic_port_38",
792
+ "schematic_port_13"
793
+ ]
794
+ },
795
+ {
796
+ "netId": "capacitor.C16 > port.1 to .U3 > .LDOA_OUT",
797
+ "netLabelWidth": 0.6,
798
+ "pinIds": [
799
+ "schematic_port_40",
800
+ "schematic_port_2"
801
+ ]
802
+ },
803
+ {
804
+ "netId": "capacitor.C17 > port.1 to .U3 > .VCC_RTC",
805
+ "netLabelWidth": 1.32,
806
+ "pinIds": [
807
+ "schematic_port_42",
808
+ "schematic_port_1"
809
+ ]
810
+ },
811
+ {
812
+ "netId": "capacitor.C18 > port.1 to .U3 > .VCC_PLL",
813
+ "netLabelWidth": 1.32,
814
+ "pinIds": [
815
+ "schematic_port_44",
816
+ "schematic_port_0"
817
+ ]
818
+ },
819
+ {
820
+ "netId": "capacitor.C19 > port.1 to .U3 > .VCC_TVIN",
821
+ "netLabelWidth": 0.6,
822
+ "pinIds": [
823
+ "schematic_port_46",
824
+ "schematic_port_21"
825
+ ]
826
+ },
827
+ {
828
+ "netId": "capacitor.C20 > port.1 to .U3 > .VCC_LVDS",
829
+ "netLabelWidth": 0.6,
830
+ "pinIds": [
831
+ "schematic_port_48",
832
+ "schematic_port_11"
833
+ ]
834
+ },
835
+ {
836
+ "netId": "capacitor.C21 > port.1 to .U3 > .VDD18_DRAM",
837
+ "netLabelWidth": 0.6,
838
+ "pinIds": [
839
+ "schematic_port_50",
840
+ "schematic_port_9"
841
+ ]
842
+ },
843
+ {
844
+ "netId": "capacitor.C23 > port.1 to .U3 > .VDD_SYS0",
845
+ "netLabelWidth": 0.6,
846
+ "pinIds": [
847
+ "schematic_port_54",
848
+ "schematic_port_6"
849
+ ]
850
+ },
851
+ {
852
+ "netId": "capacitor.C24 > port.1 to .U3 > .VDD_SYS1",
853
+ "netLabelWidth": 0.6,
854
+ "pinIds": [
855
+ "schematic_port_56",
856
+ "schematic_port_10"
857
+ ]
858
+ },
859
+ {
860
+ "netId": "capacitor.C25 > port.1 to .U3 > .VDD_SYS2",
861
+ "netLabelWidth": 0.6,
862
+ "pinIds": [
863
+ "schematic_port_58",
864
+ "schematic_port_14"
865
+ ]
866
+ },
867
+ {
868
+ "netId": "capacitor.C26 > port.1 to .U3 > .VDD_CORE0",
869
+ "netLabelWidth": 0.6,
870
+ "pinIds": [
871
+ "schematic_port_60",
872
+ "schematic_port_22"
873
+ ]
874
+ },
875
+ {
876
+ "netId": "capacitor.C27 > port.1 to .U3 > .VDD_CORE1",
877
+ "netLabelWidth": 0.6,
878
+ "pinIds": [
879
+ "schematic_port_62",
880
+ "schematic_port_23"
881
+ ]
882
+ },
883
+ {
884
+ "netId": "capacitor.C28 > port.1 to .U3 > .LDOB_OUT",
885
+ "netLabelWidth": 0.6,
886
+ "pinIds": [
887
+ "schematic_port_64",
888
+ "schematic_port_4"
889
+ ]
890
+ },
891
+ {
892
+ "netId": "capacitor.C30 > port.1 to .U3 > .VCC_DRAM1",
893
+ "netLabelWidth": 0.6,
894
+ "pinIds": [
895
+ "schematic_port_68",
896
+ "schematic_port_8"
897
+ ]
898
+ },
899
+ {
900
+ "netId": "capacitor.C31 > port.1 to .U3 > .VCC_DRAM0",
901
+ "netLabelWidth": 0.6,
902
+ "pinIds": [
903
+ "schematic_port_70",
904
+ "schematic_port_7"
905
+ ]
906
+ }
907
+ ],
908
+ "netConnections": [
909
+ {
910
+ "netId": "P1V8",
911
+ "isGround": false,
912
+ "netLabelWidth": 0.6,
913
+ "anchoredNetLabelWidth": 0.6,
914
+ "allowInlineNetLabel": true,
915
+ "inlineNetLabelHeight": 0.12,
916
+ "inlineNetLabelWidth": 0.4,
917
+ "pinIds": [
918
+ "schematic_port_2",
919
+ "schematic_port_9",
920
+ "schematic_port_11",
921
+ "schematic_port_16",
922
+ "schematic_port_20",
923
+ "schematic_port_21",
924
+ "schematic_port_40",
925
+ "schematic_port_46",
926
+ "schematic_port_48",
927
+ "schematic_port_50"
928
+ ]
929
+ },
930
+ {
931
+ "netId": "P3V3",
932
+ "isGround": false,
933
+ "netLabelWidth": 0.6,
934
+ "anchoredNetLabelWidth": 0.6,
935
+ "allowInlineNetLabel": true,
936
+ "inlineNetLabelHeight": 0.12,
937
+ "inlineNetLabelWidth": 0.4,
938
+ "pinIds": [
939
+ "schematic_port_3",
940
+ "schematic_port_5",
941
+ "schematic_port_12",
942
+ "schematic_port_13",
943
+ "schematic_port_15",
944
+ "schematic_port_24",
945
+ "schematic_port_26",
946
+ "schematic_port_28",
947
+ "schematic_port_30",
948
+ "schematic_port_32",
949
+ "schematic_port_34",
950
+ "schematic_port_36",
951
+ "schematic_port_38"
952
+ ]
953
+ },
954
+ {
955
+ "netId": "P1V5",
956
+ "isGround": false,
957
+ "netLabelWidth": 0.6,
958
+ "anchoredNetLabelWidth": 0.6,
959
+ "allowInlineNetLabel": true,
960
+ "inlineNetLabelHeight": 0.12,
961
+ "inlineNetLabelWidth": 0.4,
962
+ "pinIds": [
963
+ "schematic_port_4",
964
+ "schematic_port_7",
965
+ "schematic_port_8",
966
+ "schematic_port_64",
967
+ "schematic_port_66",
968
+ "schematic_port_68",
969
+ "schematic_port_70"
970
+ ]
971
+ },
972
+ {
973
+ "netId": "P0V9",
974
+ "isGround": false,
975
+ "netLabelWidth": 0.6,
976
+ "anchoredNetLabelWidth": 0.6,
977
+ "allowInlineNetLabel": true,
978
+ "inlineNetLabelHeight": 0.12,
979
+ "inlineNetLabelWidth": 0.4,
980
+ "pinIds": [
981
+ "schematic_port_6",
982
+ "schematic_port_10",
983
+ "schematic_port_14",
984
+ "schematic_port_22",
985
+ "schematic_port_23",
986
+ "schematic_port_52",
987
+ "schematic_port_54",
988
+ "schematic_port_56",
989
+ "schematic_port_58",
990
+ "schematic_port_60",
991
+ "schematic_port_62"
992
+ ]
993
+ },
994
+ {
995
+ "netId": "GND",
996
+ "isGround": true,
997
+ "netLabelWidth": 0.42,
998
+ "netLabelHeight": 0.48,
999
+ "pinIds": [
1000
+ "schematic_port_18",
1001
+ "schematic_port_25",
1002
+ "schematic_port_27",
1003
+ "schematic_port_29",
1004
+ "schematic_port_31",
1005
+ "schematic_port_33",
1006
+ "schematic_port_35",
1007
+ "schematic_port_37",
1008
+ "schematic_port_39",
1009
+ "schematic_port_41",
1010
+ "schematic_port_43",
1011
+ "schematic_port_45",
1012
+ "schematic_port_47",
1013
+ "schematic_port_49",
1014
+ "schematic_port_51",
1015
+ "schematic_port_53",
1016
+ "schematic_port_55",
1017
+ "schematic_port_57",
1018
+ "schematic_port_59",
1019
+ "schematic_port_61",
1020
+ "schematic_port_63",
1021
+ "schematic_port_65",
1022
+ "schematic_port_67",
1023
+ "schematic_port_69",
1024
+ "schematic_port_71"
1025
+ ]
1026
+ }
1027
+ ],
1028
+ "textBoxes": [
1029
+ {
1030
+ "chipId": "schematic_component_0",
1031
+ "center": {
1032
+ "x": -1.08,
1033
+ "y": -6.63
1034
+ },
1035
+ "width": 0.84,
1036
+ "height": 0.17999999999999972,
1037
+ "text": "T113-S3"
1038
+ },
1039
+ {
1040
+ "chipId": "schematic_component_0",
1041
+ "center": {
1042
+ "x": -1.38,
1043
+ "y": 6.615
1044
+ },
1045
+ "width": 0.3600000000000001,
1046
+ "height": 0.2499999999999991,
1047
+ "text": "U3"
1048
+ }
1049
+ ],
1050
+ "availableNetLabelOrientations": {
1051
+ "P1V8": [
1052
+ "x-",
1053
+ "x+"
1054
+ ],
1055
+ "P3V3": [
1056
+ "x-",
1057
+ "x+"
1058
+ ],
1059
+ "P1V5": [
1060
+ "x-",
1061
+ "x+"
1062
+ ],
1063
+ "P0V9": [
1064
+ "x-",
1065
+ "x+"
1066
+ ],
1067
+ "GND": [
1068
+ "y-"
1069
+ ]
1070
+ },
1071
+ "maxMspPairDistance": 0.8,
1072
+ "_hideRatsNet": false
1073
+ }