@tscircuit/schematic-trace-solver 0.0.183 → 0.0.185

This diff represents the content of publicly available package versions that have been released to one of the supported registries. The information contained in this diff is provided for informational purposes only and reflects changes between package versions as they appear in their respective public registries.
Files changed (109) hide show
  1. package/dist/index.js +242 -24
  2. package/lib/solvers/SameNetJunctionAlignmentSolver/alignSameNetJunctions.ts +30 -12
  3. package/lib/solvers/SameNetJunctionAlignmentSolver/collapseRedundantSharedEndpointStubs.ts +267 -0
  4. package/lib/solvers/SameNetJunctionAlignmentSolver/collapseSameNetCycles.ts +1 -1
  5. package/lib/solvers/SameNetJunctionAlignmentSolver/getSharedPin.ts +13 -0
  6. package/lib/solvers/UnroutedTraceRecoverySolver/UnroutedTraceRecoverySolver.ts +12 -4
  7. package/package.json +1 -1
  8. package/site/bug-reports/bug-report-20260905T041712Z.page.tsx +4 -0
  9. package/tests/bug-reports/bug-report-20260706T213649Z/__snapshots__/bug-report-20260706T213649Z.snap.svg +2 -2
  10. package/tests/bug-reports/bug-report-20260706T220324Z/__snapshots__/bug-report-20260706T220324Z.snap.svg +2 -2
  11. package/tests/bug-reports/bug-report-20260707T020342Z/__snapshots__/bug-report-20260707T020342Z.snap.svg +2 -2
  12. package/tests/bug-reports/bug-report-20260707T020342Z/bug-report-20260707T020342Z.test.ts +10 -0
  13. package/tests/bug-reports/bug-report-20260707T092615Z/__snapshots__/bug-report-20260707T092615Z.snap.svg +524 -533
  14. package/tests/bug-reports/bug-report-20260707T134549Z/__snapshots__/bug-report-20260707T134549Z.snap.svg +2 -2
  15. package/tests/bug-reports/bug-report-20260707T140410Z/__snapshots__/bug-report-20260707T140410Z.snap.svg +2 -2
  16. package/tests/bug-reports/bug-report-20260707T141025Z/__snapshots__/bug-report-20260707T141025Z.snap.svg +2 -2
  17. package/tests/bug-reports/bug-report-20260707T141421Z/__snapshots__/bug-report-20260707T141421Z.snap.svg +2 -2
  18. package/tests/bug-reports/bug-report-20260707T230831Z/__snapshots__/bug-report-20260707T230831Z.snap.svg +2 -2
  19. package/tests/bug-reports/bug-report-20260708T095725Z/__snapshots__/bug-report-20260708T095725Z.snap.svg +2 -2
  20. package/tests/bug-reports/bug-report-20260716T144856Z/__snapshots__/bug-report-20260716T144856Z.snap.svg +2 -2
  21. package/tests/bug-reports/bug-report-20260717T022934Z/__snapshots__/bug-report-20260717T022934Z.snap.svg +2 -2
  22. package/tests/bug-reports/bug-report-20260717T042845Z/__snapshots__/bug-report-20260717T042845Z.snap.svg +2 -2
  23. package/tests/bug-reports/bug-report-20260721T221026Z/__snapshots__/bug-report-20260721T221026Z.snap.svg +2 -2
  24. package/tests/bug-reports/bug-report-20260724T175257Z/__snapshots__/bug-report-20260724T175257Z.snap.svg +2 -2
  25. package/tests/bug-reports/bug-report-20260728T144234Z/__snapshots__/bug-report-20260728T144234Z.snap.svg +2 -2
  26. package/tests/bug-reports/bug-report-20260728T144234Z/bug-report-20260728T144234Z.test.ts +2 -0
  27. package/tests/bug-reports/bug-report-20260730T061837Z/__snapshots__/bug-report-20260730T061837Z.snap.svg +2 -2
  28. package/tests/bug-reports/bug-report-20260730T061837Z/bug-report-20260730T061837Z.test.ts +1 -1
  29. package/tests/bug-reports/bug-report-20260731T052229Z/__snapshots__/bug-report-20260731T052229Z.snap.svg +2 -2
  30. package/tests/bug-reports/bug-report-20260804T171919Z/__snapshots__/bug-report-20260804T171919Z.snap.svg +2 -2
  31. package/tests/bug-reports/bug-report-20260804T225912Z/__snapshots__/bug-report-20260804T225912Z.snap.svg +2 -2
  32. package/tests/bug-reports/bug-report-20260805T061316Z/__snapshots__/bug-report-20260805T061316Z.snap.svg +2 -2
  33. package/tests/bug-reports/bug-report-20260806T061548Z/__snapshots__/bug-report-20260806T061548Z.snap.svg +2 -2
  34. package/tests/bug-reports/bug-report-20260815T073240Z/__snapshots__/bug-report-20260815T073240Z.snap.svg +2 -2
  35. package/tests/bug-reports/bug-report-20260819T091818Z/__snapshots__/bug-report-20260819T091818Z.snap.svg +2 -2
  36. package/tests/bug-reports/bug-report-20260825T045913Z/__snapshots__/bug-report-20260825T045913Z.snap.svg +2 -2
  37. package/tests/bug-reports/bug-report-20260825T103621Z/__snapshots__/bug-report-20260825T103621Z.snap.svg +2 -2
  38. package/tests/bug-reports/bug-report-20260826T072956Z/__snapshots__/bug-report-20260826T072956Z.snap.svg +2 -2
  39. package/tests/bug-reports/bug-report-20260901T055358Z/__snapshots__/bug-report-20260901T055358Z.snap.svg +2 -2
  40. package/tests/bug-reports/bug-report-20260901T064117Z/__snapshots__/bug-report-20260901T064117Z.snap.svg +2 -2
  41. package/tests/bug-reports/bug-report-20260901T134241Z/__snapshots__/bug-report-20260901T134241Z.snap.svg +2 -2
  42. package/tests/bug-reports/bug-report-20260902T092425Z/__snapshots__/bug-report-20260902T092425Z.snap.svg +2 -2
  43. package/tests/bug-reports/bug-report-20260905T041712Z/__snapshots__/bug-report-20260905T041712Z.snap.svg +546 -0
  44. package/tests/bug-reports/bug-report-20260905T041712Z/bug-report-20260905T041712Z.json +2023 -0
  45. package/tests/bug-reports/bug-report-20260905T041712Z/bug-report-20260905T041712Z.test.ts +33 -0
  46. package/tests/examples/__snapshots__/example02.snap.svg +2 -2
  47. package/tests/examples/__snapshots__/example13.snap.svg +2 -2
  48. package/tests/examples/__snapshots__/example14.snap.svg +2 -2
  49. package/tests/examples/__snapshots__/example15.snap.svg +2 -2
  50. package/tests/examples/__snapshots__/example18.snap.svg +2 -2
  51. package/tests/examples/__snapshots__/example19.snap.svg +2 -2
  52. package/tests/examples/__snapshots__/example21.snap.svg +2 -2
  53. package/tests/examples/__snapshots__/example27.snap.svg +2 -2
  54. package/tests/examples/__snapshots__/example29.snap.svg +2 -2
  55. package/tests/examples/__snapshots__/example42.snap.svg +2 -2
  56. package/tests/examples/__snapshots__/example45.snap.svg +2 -2
  57. package/tests/examples/__snapshots__/example46.snap.svg +2 -2
  58. package/tests/examples/__snapshots__/example47.snap.svg +2 -2
  59. package/tests/examples/__snapshots__/example51.snap.svg +2 -2
  60. package/tests/repros/__snapshots__/board-1273-trace-overlap-cycle.snap.svg +2 -2
  61. package/tests/repros/__snapshots__/board-15984-same-net-junction.snap.svg +2 -2
  62. package/tests/repros/__snapshots__/board1096-usb-label-overlap-iteration.snap.svg +2 -2
  63. package/tests/repros/__snapshots__/bugreport-001-gnd-overlap.snap.svg +2 -2
  64. package/tests/repros/__snapshots__/netlabel-connector-through-rail-label.snap.svg +2 -2
  65. package/tests/repros/__snapshots__/repro-battery-management-bq24073.snap.svg +2 -2
  66. package/tests/repros/__snapshots__/repro-bc107a-common-emitter-routing.snap.svg +2 -2
  67. package/tests/repros/__snapshots__/repro-bluetooth-controller-ground-decoupling-groups.snap.svg +2 -2
  68. package/tests/repros/__snapshots__/repro-board-589-regulator-section.snap.svg +2 -2
  69. package/tests/repros/__snapshots__/repro-board-648-esp12f-section.snap.svg +2 -2
  70. package/tests/repros/__snapshots__/repro-board-8090-power-section.snap.svg +2 -2
  71. package/tests/repros/__snapshots__/repro-bq24074-battery-charger.snap.svg +2 -2
  72. package/tests/repros/__snapshots__/repro-bq25895-cross-net-trace-overlap.snap.svg +2 -2
  73. package/tests/repros/__snapshots__/repro-bq40z60-current-sense.snap.svg +2 -2
  74. package/tests/repros/__snapshots__/repro-cc2340r5.snap.svg +2 -2
  75. package/tests/repros/__snapshots__/repro-core-ground-inline-label-fallback.snap.svg +2 -2
  76. package/tests/repros/__snapshots__/repro-esp12f-section.snap.svg +508 -0
  77. package/tests/repros/__snapshots__/repro-example35-minimize-trace-crossing.snap.svg +2 -2
  78. package/tests/repros/__snapshots__/repro-hdc2080-ground-label-alignment.snap.svg +2 -2
  79. package/tests/repros/__snapshots__/repro-hdc3020-ground-label-alignment.snap.svg +2 -2
  80. package/tests/repros/__snapshots__/repro-hub-usb-sheet.snap.svg +2 -2
  81. package/tests/repros/__snapshots__/repro-ina237-current-monitor.snap.svg +2 -2
  82. package/tests/repros/__snapshots__/repro-isolated-rs485-isow7841.snap.svg +2 -2
  83. package/tests/repros/__snapshots__/repro-mspm0l1306-capacitor-symmetry.snap.svg +2 -2
  84. package/tests/repros/__snapshots__/repro-pga300-c6-trace-alignment.snap.svg +2 -2
  85. package/tests/repros/__snapshots__/repro-pga300-redundant-ground-traces.snap.svg +2 -2
  86. package/tests/repros/__snapshots__/repro-pmp11282-isolated-dcdc.snap.svg +18 -18
  87. package/tests/repros/__snapshots__/repro-power-group-rail-labels.snap.svg +2 -2
  88. package/tests/repros/__snapshots__/repro-powerbank-3v-system-power.snap.svg +2 -2
  89. package/tests/repros/__snapshots__/repro-rectifier-trace-overlap.snap.svg +2 -2
  90. package/tests/repros/__snapshots__/repro-rp2040-gamepad-trace-alignment.snap.svg +2 -2
  91. package/tests/repros/__snapshots__/repro-rp2040-usb-cc2-ground-overlap.snap.svg +2 -2
  92. package/tests/repros/__snapshots__/repro-smartwatch-power-sheet.snap.svg +2 -2
  93. package/tests/repros/__snapshots__/repro-ti-power-output-section.snap.svg +2 -2
  94. package/tests/repros/__snapshots__/repro-tida-01389-hbridge.snap.svg +2 -2
  95. package/tests/repros/__snapshots__/repro-tida00553-j4-cell-divider.snap.svg +2 -2
  96. package/tests/repros/__snapshots__/repro-tida010076-j4-ground-bus.snap.svg +2 -2
  97. package/tests/repros/__snapshots__/repro-tida010076-page02.snap.svg +2 -2
  98. package/tests/repros/__snapshots__/repro-tmp1075-ground-label-overlap.snap.svg +2 -2
  99. package/tests/repros/__snapshots__/repro-tps61222-trace-intersection.snap.svg +2 -2
  100. package/tests/repros/__snapshots__/repro-trellis-core-gnd-net-label-overlap.snap.svg +2 -2
  101. package/tests/repros/__snapshots__/repro-type-c-vbus-led-ground-label.snap.svg +2 -2
  102. package/tests/repros/__snapshots__/repro-usb-power-vbus-label-detour.snap.svg +2 -2
  103. package/tests/repros/__snapshots__/repro130-bq27441-fuel-gauge-trace-through-c1.snap.svg +2 -2
  104. package/tests/repros/__snapshots__/repro161-power-section-autolayout.snap.svg +2 -2
  105. package/tests/repros/__snapshots__/repro48-555-timer-vcc-rail-label.snap.svg +2 -2
  106. package/tests/repros/assets/repro-esp12f-status-section.input.json +1394 -0
  107. package/tests/repros/repro-esp12f-section.test.ts +12 -0
  108. package/tests/solvers/SameNetJunctionAlignmentSolver/collapse-redundant-shared-endpoint-stubs.test.ts +101 -0
  109. package/tests/solvers/UnroutedTraceRecoverySolver/local-elbow-obstacles.test.ts +74 -0
@@ -0,0 +1,1394 @@
1
+ {
2
+ "chips": [
3
+ {
4
+ "chipId": "schematic_component_0",
5
+ "center": {
6
+ "x": -8,
7
+ "y": 0
8
+ },
9
+ "width": 2.5,
10
+ "height": 4,
11
+ "pins": [
12
+ {
13
+ "pinId": "schematic_port_0",
14
+ "displayName": "GND1",
15
+ "x": -6.75,
16
+ "y": -1.2000000000000002
17
+ },
18
+ {
19
+ "pinId": "schematic_port_1",
20
+ "displayName": "VBUS1",
21
+ "x": -6.75,
22
+ "y": 1.4000000000000001
23
+ },
24
+ {
25
+ "pinId": "schematic_port_2",
26
+ "displayName": "CC1",
27
+ "x": -6.75,
28
+ "y": 0.8499999999999999
29
+ },
30
+ {
31
+ "pinId": "schematic_port_3",
32
+ "displayName": "DP1",
33
+ "x": -6.75,
34
+ "y": 0.2999999999999998
35
+ },
36
+ {
37
+ "pinId": "schematic_port_4",
38
+ "displayName": "DM1",
39
+ "x": -6.75,
40
+ "y": -0.10000000000000009
41
+ },
42
+ {
43
+ "pinId": "schematic_port_5",
44
+ "displayName": "SBU1",
45
+ "x": -6.75,
46
+ "y": -0.6500000000000001
47
+ },
48
+ {
49
+ "pinId": "schematic_port_6",
50
+ "displayName": "SBU2",
51
+ "x": -6.75,
52
+ "y": -0.8500000000000001
53
+ },
54
+ {
55
+ "pinId": "schematic_port_7",
56
+ "displayName": "DM2",
57
+ "x": -6.75,
58
+ "y": -0.30000000000000004
59
+ },
60
+ {
61
+ "pinId": "schematic_port_8",
62
+ "displayName": "DP2",
63
+ "x": -6.75,
64
+ "y": 0.09999999999999987
65
+ },
66
+ {
67
+ "pinId": "schematic_port_9",
68
+ "displayName": "CC2",
69
+ "x": -6.75,
70
+ "y": 0.6499999999999997
71
+ },
72
+ {
73
+ "pinId": "schematic_port_10",
74
+ "displayName": "VBUS2",
75
+ "x": -6.75,
76
+ "y": 1.2
77
+ },
78
+ {
79
+ "pinId": "schematic_port_11",
80
+ "displayName": "GND2",
81
+ "x": -6.75,
82
+ "y": -1.4000000000000001
83
+ },
84
+ {
85
+ "pinId": "schematic_port_12",
86
+ "displayName": "SHELL1",
87
+ "x": -8.375,
88
+ "y": -2
89
+ },
90
+ {
91
+ "pinId": "schematic_port_13",
92
+ "displayName": "SHELL2",
93
+ "x": -8.175,
94
+ "y": -2
95
+ },
96
+ {
97
+ "pinId": "schematic_port_14",
98
+ "displayName": "SHELL3",
99
+ "x": -7.975,
100
+ "y": -2
101
+ },
102
+ {
103
+ "pinId": "schematic_port_15",
104
+ "displayName": "SHELL4",
105
+ "x": -7.775,
106
+ "y": -2
107
+ }
108
+ ],
109
+ "sectionId": "USB"
110
+ },
111
+ {
112
+ "chipId": "schematic_component_1",
113
+ "center": {
114
+ "x": -5.8,
115
+ "y": 0.9999999999999999
116
+ },
117
+ "width": 0.5999999999999996,
118
+ "height": 0.6799999999999999,
119
+ "pins": [
120
+ {
121
+ "pinId": "schematic_port_16",
122
+ "displayName": "anode",
123
+ "x": -6.1,
124
+ "y": 1,
125
+ "_facingDirection": "x-"
126
+ },
127
+ {
128
+ "pinId": "schematic_port_17",
129
+ "displayName": "cathode",
130
+ "x": -5.5,
131
+ "y": 1,
132
+ "_facingDirection": "x+"
133
+ }
134
+ ],
135
+ "sectionId": "USB"
136
+ },
137
+ {
138
+ "chipId": "schematic_component_2",
139
+ "center": {
140
+ "x": -5.8,
141
+ "y": 0
142
+ },
143
+ "width": 0.5999999999999996,
144
+ "height": 0.6799999999999999,
145
+ "pins": [
146
+ {
147
+ "pinId": "schematic_port_18",
148
+ "displayName": "anode",
149
+ "x": -6.1,
150
+ "y": 0,
151
+ "_facingDirection": "x-"
152
+ },
153
+ {
154
+ "pinId": "schematic_port_19",
155
+ "displayName": "cathode",
156
+ "x": -5.5,
157
+ "y": 0,
158
+ "_facingDirection": "x+"
159
+ }
160
+ ],
161
+ "sectionId": "USB"
162
+ },
163
+ {
164
+ "chipId": "schematic_component_3",
165
+ "center": {
166
+ "x": -4,
167
+ "y": -1
168
+ },
169
+ "width": 2.8000000000000007,
170
+ "height": 2.8,
171
+ "pins": [
172
+ {
173
+ "pinId": "schematic_port_20",
174
+ "displayName": "RST",
175
+ "x": -5.4,
176
+ "y": 0.19999999999999996
177
+ },
178
+ {
179
+ "pinId": "schematic_port_21",
180
+ "displayName": "GPIO0",
181
+ "x": -5.4,
182
+ "y": 0
183
+ },
184
+ {
185
+ "pinId": "schematic_port_22",
186
+ "displayName": "GPIO1",
187
+ "x": -5.4,
188
+ "y": -0.20000000000000007
189
+ },
190
+ {
191
+ "pinId": "schematic_port_23",
192
+ "displayName": "GND",
193
+ "x": -5.4,
194
+ "y": -0.40000000000000013
195
+ },
196
+ {
197
+ "pinId": "schematic_port_24",
198
+ "displayName": "DPLUS",
199
+ "x": -5.4,
200
+ "y": -0.6000000000000001
201
+ },
202
+ {
203
+ "pinId": "schematic_port_25",
204
+ "displayName": "DMINUS",
205
+ "x": -5.4,
206
+ "y": -0.8
207
+ },
208
+ {
209
+ "pinId": "schematic_port_26",
210
+ "displayName": "REGIN",
211
+ "x": -5.4,
212
+ "y": -1
213
+ },
214
+ {
215
+ "pinId": "schematic_port_27",
216
+ "displayName": "VDD",
217
+ "x": -5.4,
218
+ "y": -1.2
219
+ },
220
+ {
221
+ "pinId": "schematic_port_28",
222
+ "displayName": "VIO",
223
+ "x": -5.4,
224
+ "y": -1.4
225
+ },
226
+ {
227
+ "pinId": "schematic_port_29",
228
+ "displayName": "SUSPEND",
229
+ "x": -5.4,
230
+ "y": -1.5999999999999999
231
+ },
232
+ {
233
+ "pinId": "schematic_port_30",
234
+ "displayName": "SUSPEND_N",
235
+ "x": -5.4,
236
+ "y": -1.7999999999999998
237
+ },
238
+ {
239
+ "pinId": "schematic_port_31",
240
+ "displayName": "WAKEUP",
241
+ "x": -5.4,
242
+ "y": -1.9999999999999998
243
+ },
244
+ {
245
+ "pinId": "schematic_port_32",
246
+ "displayName": "RI",
247
+ "x": -5.4,
248
+ "y": -2.2
249
+ },
250
+ {
251
+ "pinId": "schematic_port_33",
252
+ "displayName": "DCD",
253
+ "x": -2.5999999999999996,
254
+ "y": -2.0999999999999996
255
+ },
256
+ {
257
+ "pinId": "schematic_port_34",
258
+ "displayName": "DTR",
259
+ "x": -2.5999999999999996,
260
+ "y": -1.9
261
+ },
262
+ {
263
+ "pinId": "schematic_port_35",
264
+ "displayName": "DSR",
265
+ "x": -2.5999999999999996,
266
+ "y": -1.6999999999999997
267
+ },
268
+ {
269
+ "pinId": "schematic_port_36",
270
+ "displayName": "TXD",
271
+ "x": -2.5999999999999996,
272
+ "y": -1.4999999999999998
273
+ },
274
+ {
275
+ "pinId": "schematic_port_37",
276
+ "displayName": "RXD",
277
+ "x": -2.5999999999999996,
278
+ "y": -1.2999999999999998
279
+ },
280
+ {
281
+ "pinId": "schematic_port_38",
282
+ "displayName": "RTS",
283
+ "x": -2.5999999999999996,
284
+ "y": -1.0999999999999999
285
+ },
286
+ {
287
+ "pinId": "schematic_port_39",
288
+ "displayName": "CTS",
289
+ "x": -2.5999999999999996,
290
+ "y": -0.8999999999999999
291
+ },
292
+ {
293
+ "pinId": "schematic_port_40",
294
+ "displayName": "GPIO2",
295
+ "x": -2.5999999999999996,
296
+ "y": -0.7
297
+ },
298
+ {
299
+ "pinId": "schematic_port_41",
300
+ "displayName": "GPIO3",
301
+ "x": -2.5999999999999996,
302
+ "y": -0.5
303
+ },
304
+ {
305
+ "pinId": "schematic_port_42",
306
+ "displayName": "CHREN",
307
+ "x": -2.5999999999999996,
308
+ "y": -0.30000000000000004
309
+ },
310
+ {
311
+ "pinId": "schematic_port_43",
312
+ "displayName": "NC",
313
+ "x": -2.5999999999999996,
314
+ "y": -0.10000000000000009
315
+ },
316
+ {
317
+ "pinId": "schematic_port_44",
318
+ "displayName": "EP",
319
+ "x": -2.5999999999999996,
320
+ "y": 0.09999999999999987
321
+ }
322
+ ],
323
+ "sectionId": "USB"
324
+ },
325
+ {
326
+ "chipId": "schematic_component_4",
327
+ "center": {
328
+ "x": -3.4275,
329
+ "y": 1.7
330
+ },
331
+ "width": 1.0450000000000004,
332
+ "height": 0.7600000000000002,
333
+ "pins": [
334
+ {
335
+ "pinId": "schematic_port_45",
336
+ "displayName": "anode",
337
+ "x": -3.5,
338
+ "y": 2.08,
339
+ "_facingDirection": "y+"
340
+ },
341
+ {
342
+ "pinId": "schematic_port_46",
343
+ "displayName": "cathode",
344
+ "x": -3.5,
345
+ "y": 1.3199999999999998,
346
+ "_facingDirection": "y-"
347
+ }
348
+ ],
349
+ "sectionId": "USB"
350
+ },
351
+ {
352
+ "chipId": "schematic_component_5",
353
+ "center": {
354
+ "x": -1,
355
+ "y": 1.28
356
+ },
357
+ "width": 2.3,
358
+ "height": 0.6000000000000001,
359
+ "pins": [
360
+ {
361
+ "pinId": "schematic_port_47",
362
+ "displayName": "VIN",
363
+ "x": -2.15,
364
+ "y": 1.48
365
+ },
366
+ {
367
+ "pinId": "schematic_port_48",
368
+ "displayName": "GND",
369
+ "x": -2.15,
370
+ "y": 1.28
371
+ },
372
+ {
373
+ "pinId": "schematic_port_49",
374
+ "displayName": "EN",
375
+ "x": -2.15,
376
+ "y": 1.08
377
+ },
378
+ {
379
+ "pinId": "schematic_port_50",
380
+ "displayName": "NC",
381
+ "x": 0.1499999999999999,
382
+ "y": 1.18
383
+ },
384
+ {
385
+ "pinId": "schematic_port_51",
386
+ "displayName": "VOUT",
387
+ "x": 0.1499999999999999,
388
+ "y": 1.3800000000000001
389
+ }
390
+ ],
391
+ "sectionId": "POWER"
392
+ },
393
+ {
394
+ "chipId": "schematic_component_6",
395
+ "center": {
396
+ "x": 0.07249999999999998,
397
+ "y": -1.3
398
+ },
399
+ "width": 1.045,
400
+ "height": 0.7599999999999998,
401
+ "pins": [
402
+ {
403
+ "pinId": "schematic_port_52",
404
+ "displayName": "anode",
405
+ "x": -1.8369701987210297e-17,
406
+ "y": -0.9200000000000002,
407
+ "_facingDirection": "y+"
408
+ },
409
+ {
410
+ "pinId": "schematic_port_53",
411
+ "displayName": "cathode",
412
+ "x": 1.8369701987210297e-17,
413
+ "y": -1.68,
414
+ "_facingDirection": "y-"
415
+ }
416
+ ],
417
+ "sectionId": "POWER"
418
+ },
419
+ {
420
+ "chipId": "schematic_component_7",
421
+ "center": {
422
+ "x": 1.0725,
423
+ "y": 0.8
424
+ },
425
+ "width": 1.045,
426
+ "height": 0.7599999999999998,
427
+ "pins": [
428
+ {
429
+ "pinId": "schematic_port_54",
430
+ "displayName": "anode",
431
+ "x": 1,
432
+ "y": 1.18,
433
+ "_facingDirection": "y+"
434
+ },
435
+ {
436
+ "pinId": "schematic_port_55",
437
+ "displayName": "cathode",
438
+ "x": 1,
439
+ "y": 0.42000000000000015,
440
+ "_facingDirection": "y-"
441
+ }
442
+ ],
443
+ "sectionId": "POWER"
444
+ },
445
+ {
446
+ "chipId": "schematic_component_8",
447
+ "center": {
448
+ "x": 4,
449
+ "y": 0
450
+ },
451
+ "width": 2.5,
452
+ "height": 2.5999999999999996,
453
+ "pins": [
454
+ {
455
+ "pinId": "schematic_port_56",
456
+ "displayName": "RESET",
457
+ "x": 2.75,
458
+ "y": 0.5
459
+ },
460
+ {
461
+ "pinId": "schematic_port_57",
462
+ "displayName": "ADC",
463
+ "x": 2.75,
464
+ "y": -0.30000000000000004
465
+ },
466
+ {
467
+ "pinId": "schematic_port_58",
468
+ "displayName": "EN",
469
+ "x": 2.75,
470
+ "y": 0.3
471
+ },
472
+ {
473
+ "pinId": "schematic_port_59",
474
+ "displayName": "GPIO16",
475
+ "x": 5.25,
476
+ "y": 0.7
477
+ },
478
+ {
479
+ "pinId": "schematic_port_60",
480
+ "displayName": "GPIO14",
481
+ "x": 5.25,
482
+ "y": 0.5
483
+ },
484
+ {
485
+ "pinId": "schematic_port_61",
486
+ "displayName": "GPIO12",
487
+ "x": 5.25,
488
+ "y": 0.30000000000000004
489
+ },
490
+ {
491
+ "pinId": "schematic_port_62",
492
+ "displayName": "GPIO13",
493
+ "x": 5.25,
494
+ "y": 0.10000000000000009
495
+ },
496
+ {
497
+ "pinId": "schematic_port_63",
498
+ "displayName": "VCC",
499
+ "x": 4,
500
+ "y": 1.2999999999999998
501
+ },
502
+ {
503
+ "pinId": "schematic_port_64",
504
+ "displayName": "GND",
505
+ "x": 4,
506
+ "y": -1.2999999999999998
507
+ },
508
+ {
509
+ "pinId": "schematic_port_65",
510
+ "displayName": "GPIO15",
511
+ "x": 5.25,
512
+ "y": -0.09999999999999987
513
+ },
514
+ {
515
+ "pinId": "schematic_port_66",
516
+ "displayName": "GPIO2",
517
+ "x": 5.25,
518
+ "y": -0.29999999999999993
519
+ },
520
+ {
521
+ "pinId": "schematic_port_67",
522
+ "displayName": "GPIO0",
523
+ "x": 2.75,
524
+ "y": 0.09999999999999998
525
+ },
526
+ {
527
+ "pinId": "schematic_port_68",
528
+ "displayName": "GPIO4",
529
+ "x": 5.25,
530
+ "y": -0.49999999999999994
531
+ },
532
+ {
533
+ "pinId": "schematic_port_69",
534
+ "displayName": "GPIO5",
535
+ "x": 5.25,
536
+ "y": -0.7
537
+ },
538
+ {
539
+ "pinId": "schematic_port_70",
540
+ "displayName": "RXD",
541
+ "x": 2.75,
542
+ "y": -0.10000000000000009
543
+ },
544
+ {
545
+ "pinId": "schematic_port_71",
546
+ "displayName": "TXD",
547
+ "x": 2.75,
548
+ "y": -0.5
549
+ }
550
+ ],
551
+ "sectionId": "MCU"
552
+ },
553
+ {
554
+ "chipId": "schematic_component_9",
555
+ "center": {
556
+ "x": 3.3325000000000005,
557
+ "y": -2.5
558
+ },
559
+ "width": 1.1650000000000005,
560
+ "height": 0.7600000000000007,
561
+ "pins": [
562
+ {
563
+ "pinId": "schematic_port_72",
564
+ "displayName": "anode",
565
+ "x": 3.2,
566
+ "y": -2.1199999999999997,
567
+ "_facingDirection": "y+"
568
+ },
569
+ {
570
+ "pinId": "schematic_port_73",
571
+ "displayName": "cathode",
572
+ "x": 3.2,
573
+ "y": -2.8800000000000003,
574
+ "_facingDirection": "y-"
575
+ }
576
+ ],
577
+ "sectionId": "MCU"
578
+ },
579
+ {
580
+ "chipId": "schematic_component_10",
581
+ "center": {
582
+ "x": 4.5725,
583
+ "y": -2.5
584
+ },
585
+ "width": 1.0450000000000008,
586
+ "height": 0.7600000000000007,
587
+ "pins": [
588
+ {
589
+ "pinId": "schematic_port_74",
590
+ "displayName": "anode",
591
+ "x": 4.5,
592
+ "y": -2.1199999999999997,
593
+ "_facingDirection": "y+"
594
+ },
595
+ {
596
+ "pinId": "schematic_port_75",
597
+ "displayName": "cathode",
598
+ "x": 4.5,
599
+ "y": -2.8800000000000003,
600
+ "_facingDirection": "y-"
601
+ }
602
+ ],
603
+ "sectionId": "MCU"
604
+ },
605
+ {
606
+ "chipId": "schematic_component_11",
607
+ "center": {
608
+ "x": 7,
609
+ "y": 0
610
+ },
611
+ "width": 1.1999999999999993,
612
+ "height": 1.7999999999999998,
613
+ "pins": [
614
+ {
615
+ "pinId": "schematic_port_76",
616
+ "displayName": "1",
617
+ "x": 7.6,
618
+ "y": 0.7
619
+ },
620
+ {
621
+ "pinId": "schematic_port_77",
622
+ "displayName": "2",
623
+ "x": 7.6,
624
+ "y": 0.5
625
+ },
626
+ {
627
+ "pinId": "schematic_port_78",
628
+ "displayName": "3",
629
+ "x": 7.6,
630
+ "y": 0.30000000000000004
631
+ },
632
+ {
633
+ "pinId": "schematic_port_79",
634
+ "displayName": "4",
635
+ "x": 7.6,
636
+ "y": 0.10000000000000009
637
+ },
638
+ {
639
+ "pinId": "schematic_port_80",
640
+ "displayName": "5",
641
+ "x": 7.6,
642
+ "y": -0.09999999999999987
643
+ },
644
+ {
645
+ "pinId": "schematic_port_81",
646
+ "displayName": "6",
647
+ "x": 7.6,
648
+ "y": -0.29999999999999993
649
+ },
650
+ {
651
+ "pinId": "schematic_port_82",
652
+ "displayName": "7",
653
+ "x": 7.6,
654
+ "y": -0.49999999999999994
655
+ },
656
+ {
657
+ "pinId": "schematic_port_83",
658
+ "displayName": "8",
659
+ "x": 7.6,
660
+ "y": -0.7
661
+ }
662
+ ],
663
+ "sectionId": "MCU"
664
+ },
665
+ {
666
+ "chipId": "schematic_component_12",
667
+ "center": {
668
+ "x": 2.28,
669
+ "y": 3.5
670
+ },
671
+ "width": 0.6000000000000001,
672
+ "height": 0.6800000000000006,
673
+ "pins": [
674
+ {
675
+ "pinId": "schematic_port_84",
676
+ "displayName": "anode",
677
+ "x": 1.9799999999999998,
678
+ "y": 3.5
679
+ },
680
+ {
681
+ "pinId": "schematic_port_85",
682
+ "displayName": "cathode",
683
+ "x": 2.58,
684
+ "y": 3.5
685
+ }
686
+ ],
687
+ "sectionId": "BOOT_STATUS"
688
+ },
689
+ {
690
+ "chipId": "schematic_component_13",
691
+ "center": {
692
+ "x": 2,
693
+ "y": 4.5
694
+ },
695
+ "width": 0.6000000000000001,
696
+ "height": 0.6799999999999997,
697
+ "pins": [
698
+ {
699
+ "pinId": "schematic_port_86",
700
+ "displayName": "anode",
701
+ "x": 1.7,
702
+ "y": 4.5
703
+ },
704
+ {
705
+ "pinId": "schematic_port_87",
706
+ "displayName": "cathode",
707
+ "x": 2.3,
708
+ "y": 4.5
709
+ }
710
+ ],
711
+ "sectionId": "BOOT_STATUS"
712
+ },
713
+ {
714
+ "chipId": "schematic_component_14",
715
+ "center": {
716
+ "x": 4.16,
717
+ "y": 3.5
718
+ },
719
+ "width": 0.5999999999999996,
720
+ "height": 0.6800000000000006,
721
+ "pins": [
722
+ {
723
+ "pinId": "schematic_port_88",
724
+ "displayName": "anode",
725
+ "x": 3.8600000000000003,
726
+ "y": 3.5,
727
+ "_facingDirection": "x-"
728
+ },
729
+ {
730
+ "pinId": "schematic_port_89",
731
+ "displayName": "cathode",
732
+ "x": 4.46,
733
+ "y": 3.5,
734
+ "_facingDirection": "x+"
735
+ }
736
+ ],
737
+ "sectionId": "BOOT_STATUS"
738
+ },
739
+ {
740
+ "chipId": "schematic_component_15",
741
+ "center": {
742
+ "x": 5.72,
743
+ "y": 3.5
744
+ },
745
+ "width": 0.5999999999999996,
746
+ "height": 0.6800000000000006,
747
+ "pins": [
748
+ {
749
+ "pinId": "schematic_port_90",
750
+ "displayName": "anode",
751
+ "x": 5.42,
752
+ "y": 3.5,
753
+ "_facingDirection": "x-"
754
+ },
755
+ {
756
+ "pinId": "schematic_port_91",
757
+ "displayName": "cathode",
758
+ "x": 6.02,
759
+ "y": 3.5,
760
+ "_facingDirection": "x+"
761
+ }
762
+ ],
763
+ "sectionId": "BOOT_STATUS"
764
+ },
765
+ {
766
+ "chipId": "schematic_component_16",
767
+ "center": {
768
+ "x": 3.09,
769
+ "y": 5.2
770
+ },
771
+ "width": 0.9399999999999995,
772
+ "height": 0.7189106999999986,
773
+ "pins": [
774
+ {
775
+ "pinId": "schematic_port_92",
776
+ "displayName": "1",
777
+ "x": 2.62,
778
+ "y": 5.2,
779
+ "_facingDirection": "x-"
780
+ },
781
+ {
782
+ "pinId": "schematic_port_93",
783
+ "displayName": "2",
784
+ "x": 3.5599999999999996,
785
+ "y": 5.2,
786
+ "_facingDirection": "x+"
787
+ }
788
+ ],
789
+ "sectionId": "BOOT_STATUS"
790
+ },
791
+ {
792
+ "chipId": "schematic_component_17",
793
+ "center": {
794
+ "x": 5.31,
795
+ "y": 5.2
796
+ },
797
+ "width": 0.9399999999999995,
798
+ "height": 0.7189106999999986,
799
+ "pins": [
800
+ {
801
+ "pinId": "schematic_port_94",
802
+ "displayName": "1",
803
+ "x": 4.84,
804
+ "y": 5.2,
805
+ "_facingDirection": "x-"
806
+ },
807
+ {
808
+ "pinId": "schematic_port_95",
809
+ "displayName": "2",
810
+ "x": 5.779999999999999,
811
+ "y": 5.2,
812
+ "_facingDirection": "x+"
813
+ }
814
+ ],
815
+ "sectionId": "BOOT_STATUS"
816
+ },
817
+ {
818
+ "chipId": "schematic_component_18",
819
+ "center": {
820
+ "x": 8.33,
821
+ "y": 3.5
822
+ },
823
+ "width": 1.129999999999999,
824
+ "height": 1.1799999999999997,
825
+ "pins": [
826
+ {
827
+ "pinId": "schematic_port_96",
828
+ "displayName": "anode",
829
+ "x": 7.765000000000001,
830
+ "y": 3.5,
831
+ "_facingDirection": "x-"
832
+ },
833
+ {
834
+ "pinId": "schematic_port_97",
835
+ "displayName": "cathode",
836
+ "x": 8.895,
837
+ "y": 3.5,
838
+ "_facingDirection": "x+"
839
+ }
840
+ ],
841
+ "sectionId": "BOOT_STATUS"
842
+ },
843
+ {
844
+ "chipId": "schematic_component_19",
845
+ "center": {
846
+ "x": 7.12,
847
+ "y": 3.5
848
+ },
849
+ "width": 0.5999999999999996,
850
+ "height": 0.6800000000000006,
851
+ "pins": [
852
+ {
853
+ "pinId": "schematic_port_98",
854
+ "displayName": "anode",
855
+ "x": 6.82,
856
+ "y": 3.5,
857
+ "_facingDirection": "x-"
858
+ },
859
+ {
860
+ "pinId": "schematic_port_99",
861
+ "displayName": "cathode",
862
+ "x": 7.42,
863
+ "y": 3.5,
864
+ "_facingDirection": "x+"
865
+ }
866
+ ],
867
+ "sectionId": "BOOT_STATUS"
868
+ },
869
+ {
870
+ "chipId": "schematic_component_20",
871
+ "center": {
872
+ "x": 8.45,
873
+ "y": 4.7
874
+ },
875
+ "width": 1.129999999999999,
876
+ "height": 1.1799999999999997,
877
+ "pins": [
878
+ {
879
+ "pinId": "schematic_port_100",
880
+ "displayName": "anode",
881
+ "x": 7.885,
882
+ "y": 4.7,
883
+ "_facingDirection": "x-"
884
+ },
885
+ {
886
+ "pinId": "schematic_port_101",
887
+ "displayName": "cathode",
888
+ "x": 9.014999999999999,
889
+ "y": 4.7,
890
+ "_facingDirection": "x+"
891
+ }
892
+ ],
893
+ "sectionId": "BOOT_STATUS"
894
+ },
895
+ {
896
+ "chipId": "schematic_component_21",
897
+ "center": {
898
+ "x": 6.55,
899
+ "y": 4.7
900
+ },
901
+ "width": 0.5999999999999996,
902
+ "height": 0.6799999999999997,
903
+ "pins": [
904
+ {
905
+ "pinId": "schematic_port_102",
906
+ "displayName": "anode",
907
+ "x": 6.25,
908
+ "y": 4.7,
909
+ "_facingDirection": "x-"
910
+ },
911
+ {
912
+ "pinId": "schematic_port_103",
913
+ "displayName": "cathode",
914
+ "x": 6.85,
915
+ "y": 4.7,
916
+ "_facingDirection": "x+"
917
+ }
918
+ ],
919
+ "sectionId": "BOOT_STATUS"
920
+ },
921
+ {
922
+ "chipId": "schematic_component_22",
923
+ "center": {
924
+ "x": 8.57,
925
+ "y": 5.9
926
+ },
927
+ "width": 1.129999999999999,
928
+ "height": 1.1799999999999997,
929
+ "pins": [
930
+ {
931
+ "pinId": "schematic_port_104",
932
+ "displayName": "anode",
933
+ "x": 8.005,
934
+ "y": 5.9,
935
+ "_facingDirection": "x-"
936
+ },
937
+ {
938
+ "pinId": "schematic_port_105",
939
+ "displayName": "cathode",
940
+ "x": 9.135,
941
+ "y": 5.9,
942
+ "_facingDirection": "x+"
943
+ }
944
+ ],
945
+ "sectionId": "BOOT_STATUS"
946
+ },
947
+ {
948
+ "chipId": "schematic_component_23",
949
+ "center": {
950
+ "x": 6.43,
951
+ "y": 5.9
952
+ },
953
+ "width": 0.5999999999999996,
954
+ "height": 0.6799999999999997,
955
+ "pins": [
956
+ {
957
+ "pinId": "schematic_port_106",
958
+ "displayName": "anode",
959
+ "x": 6.13,
960
+ "y": 5.9,
961
+ "_facingDirection": "x-"
962
+ },
963
+ {
964
+ "pinId": "schematic_port_107",
965
+ "displayName": "cathode",
966
+ "x": 6.7299999999999995,
967
+ "y": 5.9,
968
+ "_facingDirection": "x+"
969
+ }
970
+ ],
971
+ "sectionId": "BOOT_STATUS"
972
+ }
973
+ ],
974
+ "directConnections": [
975
+ {
976
+ "netId": ".J1 > .CC1 to .RCC1 > .pin1",
977
+ "pinIds": [
978
+ "schematic_port_2",
979
+ "schematic_port_16"
980
+ ]
981
+ },
982
+ {
983
+ "netId": ".J1 > .CC2 to .RCC2 > .pin1",
984
+ "pinIds": [
985
+ "schematic_port_9",
986
+ "schematic_port_18"
987
+ ]
988
+ },
989
+ {
990
+ "netId": ".J1 > .DP1 to .U2 > .DPLUS",
991
+ "pinIds": [
992
+ "schematic_port_3",
993
+ "schematic_port_24"
994
+ ]
995
+ },
996
+ {
997
+ "netId": ".J1 > .DP2 to .U2 > .DPLUS",
998
+ "pinIds": [
999
+ "schematic_port_8",
1000
+ "schematic_port_24"
1001
+ ]
1002
+ },
1003
+ {
1004
+ "netId": ".J1 > .DM1 to .U2 > .DMINUS",
1005
+ "pinIds": [
1006
+ "schematic_port_4",
1007
+ "schematic_port_25"
1008
+ ]
1009
+ },
1010
+ {
1011
+ "netId": ".J1 > .DM2 to .U2 > .DMINUS",
1012
+ "pinIds": [
1013
+ "schematic_port_7",
1014
+ "schematic_port_25"
1015
+ ]
1016
+ },
1017
+ {
1018
+ "netId": ".U2 > .VDD to .CUSB > .pin1",
1019
+ "netLabelWidth": 0.84,
1020
+ "pinIds": [
1021
+ "schematic_port_27",
1022
+ "schematic_port_45"
1023
+ ]
1024
+ },
1025
+ {
1026
+ "netId": ".U2 > .VIO to .CUSB > .pin1",
1027
+ "netLabelWidth": 0.84,
1028
+ "pinIds": [
1029
+ "schematic_port_28",
1030
+ "schematic_port_45"
1031
+ ]
1032
+ },
1033
+ {
1034
+ "netId": ".RPWR > .pin2 to .LED_PWR > .anode",
1035
+ "pinIds": [
1036
+ "schematic_port_99",
1037
+ "schematic_port_96"
1038
+ ]
1039
+ },
1040
+ {
1041
+ "netId": ".RTX > .pin2 to .LED_TX > .anode",
1042
+ "pinIds": [
1043
+ "schematic_port_103",
1044
+ "schematic_port_100"
1045
+ ]
1046
+ },
1047
+ {
1048
+ "netId": ".RIO2 > .pin2 to .LED_IO2 > .anode",
1049
+ "pinIds": [
1050
+ "schematic_port_107",
1051
+ "schematic_port_104"
1052
+ ]
1053
+ },
1054
+ {
1055
+ "netId": ".J_GPIO > .pin3 to .U1 > .GPIO4",
1056
+ "netLabelWidth": 1.08,
1057
+ "pinIds": [
1058
+ "schematic_port_78",
1059
+ "schematic_port_68"
1060
+ ]
1061
+ },
1062
+ {
1063
+ "netId": ".J_GPIO > .pin4 to .U1 > .GPIO5",
1064
+ "netLabelWidth": 1.08,
1065
+ "pinIds": [
1066
+ "schematic_port_79",
1067
+ "schematic_port_69"
1068
+ ]
1069
+ },
1070
+ {
1071
+ "netId": ".J_GPIO > .pin5 to .U1 > .GPIO12",
1072
+ "pinIds": [
1073
+ "schematic_port_80",
1074
+ "schematic_port_61"
1075
+ ]
1076
+ },
1077
+ {
1078
+ "netId": ".J_GPIO > .pin6 to .U1 > .GPIO13",
1079
+ "pinIds": [
1080
+ "schematic_port_81",
1081
+ "schematic_port_62"
1082
+ ]
1083
+ },
1084
+ {
1085
+ "netId": ".J_GPIO > .pin7 to .U1 > .GPIO14",
1086
+ "netLabelWidth": 1.2,
1087
+ "pinIds": [
1088
+ "schematic_port_82",
1089
+ "schematic_port_60"
1090
+ ]
1091
+ },
1092
+ {
1093
+ "netId": ".J_GPIO > .pin8 to .U1 > .GPIO16",
1094
+ "netLabelWidth": 1.2,
1095
+ "pinIds": [
1096
+ "schematic_port_83",
1097
+ "schematic_port_59"
1098
+ ]
1099
+ }
1100
+ ],
1101
+ "netConnections": [
1102
+ {
1103
+ "netId": "source_connectivity_source_port_112",
1104
+ "netLabelText": "U2_TXD",
1105
+ "netLabelWidth": 0.84,
1106
+ "anchoredNetLabelWidth": 0.84,
1107
+ "allowInlineNetLabel": true,
1108
+ "inlineNetLabelHeight": 0.12,
1109
+ "inlineNetLabelWidth": 0.56,
1110
+ "pinIds": [
1111
+ "schematic_port_36",
1112
+ "schematic_port_70",
1113
+ "schematic_port_102"
1114
+ ]
1115
+ },
1116
+ {
1117
+ "netId": "source_connectivity_source_port_37",
1118
+ "netLabelText": "U2_RXD",
1119
+ "netLabelWidth": 0.84,
1120
+ "anchoredNetLabelWidth": 0.84,
1121
+ "allowInlineNetLabel": true,
1122
+ "inlineNetLabelHeight": 0.12,
1123
+ "inlineNetLabelWidth": 0.56,
1124
+ "pinIds": [
1125
+ "schematic_port_37",
1126
+ "schematic_port_71"
1127
+ ]
1128
+ },
1129
+ {
1130
+ "netId": "source_connectivity_source_port_56",
1131
+ "netLabelText": "U1_RESET",
1132
+ "netLabelWidth": 1.08,
1133
+ "anchoredNetLabelWidth": 1.08,
1134
+ "allowInlineNetLabel": true,
1135
+ "inlineNetLabelHeight": 0.12,
1136
+ "inlineNetLabelWidth": 0.72,
1137
+ "pinIds": [
1138
+ "schematic_port_56",
1139
+ "schematic_port_86",
1140
+ "schematic_port_92"
1141
+ ]
1142
+ },
1143
+ {
1144
+ "netId": "source_connectivity_source_port_58",
1145
+ "netLabelText": "U1_EN",
1146
+ "netLabelWidth": 0.72,
1147
+ "anchoredNetLabelWidth": 0.72,
1148
+ "allowInlineNetLabel": true,
1149
+ "inlineNetLabelHeight": 0.12,
1150
+ "inlineNetLabelWidth": 0.48,
1151
+ "pinIds": [
1152
+ "schematic_port_58",
1153
+ "schematic_port_84"
1154
+ ]
1155
+ },
1156
+ {
1157
+ "netId": "source_connectivity_source_port_102",
1158
+ "netLabelText": "U1_GPIO0",
1159
+ "netLabelWidth": 1.08,
1160
+ "anchoredNetLabelWidth": 1.08,
1161
+ "allowInlineNetLabel": true,
1162
+ "inlineNetLabelHeight": 0.12,
1163
+ "inlineNetLabelWidth": 0.72,
1164
+ "pinIds": [
1165
+ "schematic_port_67",
1166
+ "schematic_port_88",
1167
+ "schematic_port_94"
1168
+ ]
1169
+ },
1170
+ {
1171
+ "netId": "source_connectivity_source_port_71",
1172
+ "netLabelText": "U1_GPIO15",
1173
+ "netLabelWidth": 1.2,
1174
+ "anchoredNetLabelWidth": 1.2,
1175
+ "allowInlineNetLabel": true,
1176
+ "inlineNetLabelHeight": 0.12,
1177
+ "inlineNetLabelWidth": 0.8,
1178
+ "pinIds": [
1179
+ "schematic_port_65",
1180
+ "schematic_port_90"
1181
+ ]
1182
+ },
1183
+ {
1184
+ "netId": "source_connectivity_source_port_116",
1185
+ "netLabelText": "U1_GPIO2",
1186
+ "netLabelWidth": 1.08,
1187
+ "anchoredNetLabelWidth": 1.08,
1188
+ "allowInlineNetLabel": true,
1189
+ "inlineNetLabelHeight": 0.12,
1190
+ "inlineNetLabelWidth": 0.72,
1191
+ "pinIds": [
1192
+ "schematic_port_66",
1193
+ "schematic_port_106"
1194
+ ]
1195
+ },
1196
+ {
1197
+ "netId": "GND",
1198
+ "isGround": true,
1199
+ "netLabelWidth": 0.42,
1200
+ "netLabelHeight": 0.48,
1201
+ "pinIds": [
1202
+ "schematic_port_0",
1203
+ "schematic_port_11",
1204
+ "schematic_port_12",
1205
+ "schematic_port_13",
1206
+ "schematic_port_14",
1207
+ "schematic_port_15",
1208
+ "schematic_port_17",
1209
+ "schematic_port_19",
1210
+ "schematic_port_23",
1211
+ "schematic_port_44",
1212
+ "schematic_port_46",
1213
+ "schematic_port_48",
1214
+ "schematic_port_53",
1215
+ "schematic_port_55",
1216
+ "schematic_port_64",
1217
+ "schematic_port_73",
1218
+ "schematic_port_75",
1219
+ "schematic_port_77",
1220
+ "schematic_port_91",
1221
+ "schematic_port_93",
1222
+ "schematic_port_95",
1223
+ "schematic_port_97",
1224
+ "schematic_port_101",
1225
+ "schematic_port_105"
1226
+ ]
1227
+ },
1228
+ {
1229
+ "netId": "VBUS",
1230
+ "isGround": false,
1231
+ "netLabelWidth": 0.42,
1232
+ "netLabelHeight": 0.6,
1233
+ "pinIds": [
1234
+ "schematic_port_1",
1235
+ "schematic_port_10",
1236
+ "schematic_port_26",
1237
+ "schematic_port_47",
1238
+ "schematic_port_49",
1239
+ "schematic_port_52"
1240
+ ]
1241
+ },
1242
+ {
1243
+ "netId": "V3V3",
1244
+ "isGround": false,
1245
+ "netLabelWidth": 0.42,
1246
+ "netLabelHeight": 0.6,
1247
+ "pinIds": [
1248
+ "schematic_port_51",
1249
+ "schematic_port_54",
1250
+ "schematic_port_63",
1251
+ "schematic_port_72",
1252
+ "schematic_port_74",
1253
+ "schematic_port_76",
1254
+ "schematic_port_85",
1255
+ "schematic_port_87",
1256
+ "schematic_port_89",
1257
+ "schematic_port_98"
1258
+ ]
1259
+ }
1260
+ ],
1261
+ "textBoxes": [
1262
+ {
1263
+ "chipId": "schematic_component_0",
1264
+ "center": {
1265
+ "x": -8.129999999999999,
1266
+ "y": 1.9500000000000002
1267
+ },
1268
+ "width": 1.4399999999999995,
1269
+ "height": 0.17999999999999994,
1270
+ "text": "USB4105-GF-A"
1271
+ },
1272
+ {
1273
+ "chipId": "schematic_component_0",
1274
+ "center": {
1275
+ "x": -8.73,
1276
+ "y": 1.7149999999999999
1277
+ },
1278
+ "width": 0.3600000000000012,
1279
+ "height": 0.24999999999999978,
1280
+ "text": "J1"
1281
+ },
1282
+ {
1283
+ "chipId": "schematic_component_3",
1284
+ "center": {
1285
+ "x": -3.92,
1286
+ "y": -2.53
1287
+ },
1288
+ "width": 2.16,
1289
+ "height": 0.17999999999999972,
1290
+ "text": "CP2102N-A02-GQFN24"
1291
+ },
1292
+ {
1293
+ "chipId": "schematic_component_3",
1294
+ "center": {
1295
+ "x": -4.88,
1296
+ "y": 0.5149999999999999
1297
+ },
1298
+ "width": 0.35999999999999943,
1299
+ "height": 0.25,
1300
+ "text": "U2"
1301
+ },
1302
+ {
1303
+ "chipId": "schematic_component_5",
1304
+ "center": {
1305
+ "x": -0.8500000000000001,
1306
+ "y": 0.85
1307
+ },
1308
+ "width": 1.7999999999999998,
1309
+ "height": 0.17999999999999994,
1310
+ "text": "AP2112K-3.3TRG1"
1311
+ },
1312
+ {
1313
+ "chipId": "schematic_component_5",
1314
+ "center": {
1315
+ "x": -1.63,
1316
+ "y": 1.6950000000000003
1317
+ },
1318
+ "width": 0.3600000000000001,
1319
+ "height": 0.2500000000000002,
1320
+ "text": "U3"
1321
+ },
1322
+ {
1323
+ "chipId": "schematic_component_8",
1324
+ "center": {
1325
+ "x": 5.369999999999999,
1326
+ "y": 1.25
1327
+ },
1328
+ "width": 0.8399999999999999,
1329
+ "height": 0.18000000000000016,
1330
+ "text": "ESP-12F"
1331
+ },
1332
+ {
1333
+ "chipId": "schematic_component_8",
1334
+ "center": {
1335
+ "x": 5.069999999999999,
1336
+ "y": 1.0150000000000001
1337
+ },
1338
+ "width": 0.35999999999999943,
1339
+ "height": 0.2500000000000002,
1340
+ "text": "U1"
1341
+ },
1342
+ {
1343
+ "chipId": "schematic_component_11",
1344
+ "center": {
1345
+ "x": 7.16,
1346
+ "y": 1.0150000000000001
1347
+ },
1348
+ "width": 0.839999999999999,
1349
+ "height": 0.2500000000000002,
1350
+ "text": "J_GPIO"
1351
+ }
1352
+ ],
1353
+ "availableNetLabelOrientations": {
1354
+ "VBUS": [
1355
+ "y+"
1356
+ ],
1357
+ "V3V3": [
1358
+ "y+"
1359
+ ],
1360
+ "GND": [
1361
+ "y-"
1362
+ ],
1363
+ "source_connectivity_source_port_112": [
1364
+ "x-",
1365
+ "x+"
1366
+ ],
1367
+ "source_connectivity_source_port_37": [
1368
+ "x-",
1369
+ "x+"
1370
+ ],
1371
+ "source_connectivity_source_port_56": [
1372
+ "x-",
1373
+ "x+"
1374
+ ],
1375
+ "source_connectivity_source_port_58": [
1376
+ "x-",
1377
+ "x+"
1378
+ ],
1379
+ "source_connectivity_source_port_102": [
1380
+ "x-",
1381
+ "x+"
1382
+ ],
1383
+ "source_connectivity_source_port_71": [
1384
+ "x-",
1385
+ "x+"
1386
+ ],
1387
+ "source_connectivity_source_port_116": [
1388
+ "x-",
1389
+ "x+"
1390
+ ]
1391
+ },
1392
+ "maxMspPairDistance": 2.4,
1393
+ "_hideRatsNet": false
1394
+ }