@tscircuit/schematic-trace-solver 0.0.176 → 0.0.178

This diff represents the content of publicly available package versions that have been released to one of the supported registries. The information contained in this diff is provided for informational purposes only and reflects changes between package versions as they appear in their respective public registries.
@@ -0,0 +1,1112 @@
1
+ {
2
+ "chips": [
3
+ {
4
+ "chipId": "J1",
5
+ "center": {
6
+ "x": -15,
7
+ "y": 0
8
+ },
9
+ "width": 3.5,
10
+ "height": 5,
11
+ "pins": [
12
+ {
13
+ "pinId": "schematic_port_0",
14
+ "displayName": "GND_A",
15
+ "x": -17.15,
16
+ "y": -0.09999999999999998,
17
+ "_facingDirection": "x-"
18
+ },
19
+ {
20
+ "pinId": "schematic_port_1",
21
+ "displayName": "VBUS_A",
22
+ "x": -17.15,
23
+ "y": 0.30000000000000004,
24
+ "_facingDirection": "x-"
25
+ },
26
+ {
27
+ "pinId": "schematic_port_2",
28
+ "displayName": "SBU2",
29
+ "x": -12.85,
30
+ "y": -0.8499999999999999,
31
+ "_facingDirection": "x+"
32
+ },
33
+ {
34
+ "pinId": "schematic_port_3",
35
+ "displayName": "CC1",
36
+ "x": -12.85,
37
+ "y": 0.7,
38
+ "_facingDirection": "x+"
39
+ },
40
+ {
41
+ "pinId": "schematic_port_4",
42
+ "displayName": "DN_A",
43
+ "x": -12.85,
44
+ "y": -0.09999999999999987,
45
+ "_facingDirection": "x+"
46
+ },
47
+ {
48
+ "pinId": "schematic_port_5",
49
+ "displayName": "DP_A",
50
+ "x": -12.85,
51
+ "y": 0.30000000000000004,
52
+ "_facingDirection": "x+"
53
+ },
54
+ {
55
+ "pinId": "schematic_port_6",
56
+ "displayName": "DN_B",
57
+ "x": -12.85,
58
+ "y": -0.2999999999999998,
59
+ "_facingDirection": "x+"
60
+ },
61
+ {
62
+ "pinId": "schematic_port_7",
63
+ "displayName": "DP_B",
64
+ "x": -12.85,
65
+ "y": 0.10000000000000009,
66
+ "_facingDirection": "x+"
67
+ },
68
+ {
69
+ "pinId": "schematic_port_8",
70
+ "displayName": "CC2",
71
+ "x": -12.85,
72
+ "y": 0.5,
73
+ "_facingDirection": "x+"
74
+ },
75
+ {
76
+ "pinId": "schematic_port_9",
77
+ "displayName": "SBU1",
78
+ "x": -12.85,
79
+ "y": -0.6499999999999999,
80
+ "_facingDirection": "x+"
81
+ },
82
+ {
83
+ "pinId": "schematic_port_10",
84
+ "displayName": "VBUS_B",
85
+ "x": -17.15,
86
+ "y": 0.10000000000000003,
87
+ "_facingDirection": "x-"
88
+ },
89
+ {
90
+ "pinId": "schematic_port_11",
91
+ "displayName": "GND_B",
92
+ "x": -17.15,
93
+ "y": -0.30000000000000004,
94
+ "_facingDirection": "x-"
95
+ },
96
+ {
97
+ "pinId": "schematic_port_12",
98
+ "displayName": "SHELL1",
99
+ "x": -15.375,
100
+ "y": -2.9,
101
+ "_facingDirection": "y-"
102
+ },
103
+ {
104
+ "pinId": "schematic_port_13",
105
+ "displayName": "SHELL2",
106
+ "x": -15.175,
107
+ "y": -2.9,
108
+ "_facingDirection": "y-"
109
+ },
110
+ {
111
+ "pinId": "schematic_port_14",
112
+ "displayName": "SHELL3",
113
+ "x": -14.975,
114
+ "y": -2.9,
115
+ "_facingDirection": "y-"
116
+ },
117
+ {
118
+ "pinId": "schematic_port_15",
119
+ "displayName": "SHELL4",
120
+ "x": -14.775,
121
+ "y": -2.9,
122
+ "_facingDirection": "y-"
123
+ }
124
+ ]
125
+ },
126
+ {
127
+ "chipId": "R1",
128
+ "symbolName": "boxresistor_right",
129
+ "center": {
130
+ "x": -11.5,
131
+ "y": 2
132
+ },
133
+ "width": 0.6000000000000014,
134
+ "height": 0.6800000000000002,
135
+ "pins": [
136
+ {
137
+ "pinId": "schematic_port_16",
138
+ "displayName": "anode",
139
+ "x": -11.8,
140
+ "y": 2,
141
+ "_facingDirection": "x-"
142
+ },
143
+ {
144
+ "pinId": "schematic_port_17",
145
+ "displayName": "cathode",
146
+ "x": -11.2,
147
+ "y": 2,
148
+ "_facingDirection": "x+"
149
+ }
150
+ ]
151
+ },
152
+ {
153
+ "chipId": "R2",
154
+ "symbolName": "boxresistor_right",
155
+ "center": {
156
+ "x": -11.5,
157
+ "y": -2
158
+ },
159
+ "width": 0.6000000000000014,
160
+ "height": 0.6800000000000002,
161
+ "pins": [
162
+ {
163
+ "pinId": "schematic_port_18",
164
+ "displayName": "anode",
165
+ "x": -11.8,
166
+ "y": -2,
167
+ "_facingDirection": "x-"
168
+ },
169
+ {
170
+ "pinId": "schematic_port_19",
171
+ "displayName": "cathode",
172
+ "x": -11.2,
173
+ "y": -2,
174
+ "_facingDirection": "x+"
175
+ }
176
+ ]
177
+ },
178
+ {
179
+ "chipId": "D1",
180
+ "symbolName": "diode_right",
181
+ "center": {
182
+ "x": -10,
183
+ "y": 0
184
+ },
185
+ "width": 1.0399999999999991,
186
+ "height": 0.8200000000000001,
187
+ "pins": [
188
+ {
189
+ "pinId": "schematic_port_20",
190
+ "displayName": "pos",
191
+ "x": -10.52,
192
+ "y": 0,
193
+ "_facingDirection": "x-"
194
+ },
195
+ {
196
+ "pinId": "schematic_port_21",
197
+ "displayName": "neg",
198
+ "x": -9.48,
199
+ "y": 0,
200
+ "_facingDirection": "x+"
201
+ }
202
+ ]
203
+ },
204
+ {
205
+ "chipId": "U5",
206
+ "center": {
207
+ "x": -5.5,
208
+ "y": 0
209
+ },
210
+ "width": 3.1999999999999997,
211
+ "height": 4.5,
212
+ "pins": [
213
+ {
214
+ "pinId": "schematic_port_22",
215
+ "displayName": "INT",
216
+ "x": -3.5,
217
+ "y": -0.10000000000000003,
218
+ "_facingDirection": "x+"
219
+ },
220
+ {
221
+ "pinId": "schematic_port_23",
222
+ "displayName": "IN",
223
+ "x": -7.5,
224
+ "y": 0.2,
225
+ "_facingDirection": "x-"
226
+ },
227
+ {
228
+ "pinId": "schematic_port_24",
229
+ "displayName": "SCL",
230
+ "x": -7.5,
231
+ "y": 0,
232
+ "_facingDirection": "x-"
233
+ },
234
+ {
235
+ "pinId": "schematic_port_25",
236
+ "displayName": "SYS",
237
+ "x": -3.5,
238
+ "y": 0.30000000000000004,
239
+ "_facingDirection": "x+"
240
+ },
241
+ {
242
+ "pinId": "schematic_port_26",
243
+ "displayName": "SDA",
244
+ "x": -7.5,
245
+ "y": -0.2,
246
+ "_facingDirection": "x-"
247
+ },
248
+ {
249
+ "pinId": "schematic_port_27",
250
+ "displayName": "BAT",
251
+ "x": -3.5,
252
+ "y": 0.09999999999999998,
253
+ "_facingDirection": "x+"
254
+ },
255
+ {
256
+ "pinId": "schematic_port_28",
257
+ "displayName": "TS_MR",
258
+ "x": -3.5,
259
+ "y": -0.30000000000000004,
260
+ "_facingDirection": "x+"
261
+ },
262
+ {
263
+ "pinId": "schematic_port_29",
264
+ "displayName": "GND",
265
+ "x": -5.5,
266
+ "y": -2.65,
267
+ "_facingDirection": "y-"
268
+ }
269
+ ]
270
+ },
271
+ {
272
+ "chipId": "C1",
273
+ "symbolName": "capacitor_right",
274
+ "center": {
275
+ "x": -8,
276
+ "y": -4
277
+ },
278
+ "width": 0.6000000000000005,
279
+ "height": 0.8400000000000003,
280
+ "pins": [
281
+ {
282
+ "pinId": "schematic_port_30",
283
+ "displayName": "pos",
284
+ "x": -8.3,
285
+ "y": -4,
286
+ "_facingDirection": "x-"
287
+ },
288
+ {
289
+ "pinId": "schematic_port_31",
290
+ "displayName": "neg",
291
+ "x": -7.7,
292
+ "y": -4,
293
+ "_facingDirection": "x+"
294
+ }
295
+ ]
296
+ },
297
+ {
298
+ "chipId": "C2",
299
+ "symbolName": "capacitor_right",
300
+ "center": {
301
+ "x": -3,
302
+ "y": -4
303
+ },
304
+ "width": 0.5999999999999996,
305
+ "height": 0.8400000000000003,
306
+ "pins": [
307
+ {
308
+ "pinId": "schematic_port_32",
309
+ "displayName": "pos",
310
+ "x": -3.3,
311
+ "y": -4,
312
+ "_facingDirection": "x-"
313
+ },
314
+ {
315
+ "pinId": "schematic_port_33",
316
+ "displayName": "neg",
317
+ "x": -2.7,
318
+ "y": -4,
319
+ "_facingDirection": "x+"
320
+ }
321
+ ]
322
+ },
323
+ {
324
+ "chipId": "C3",
325
+ "symbolName": "capacitor_right",
326
+ "center": {
327
+ "x": -0.5,
328
+ "y": -4
329
+ },
330
+ "width": 0.6000000000000001,
331
+ "height": 0.8400000000000003,
332
+ "pins": [
333
+ {
334
+ "pinId": "schematic_port_34",
335
+ "displayName": "pos",
336
+ "x": -0.8,
337
+ "y": -4,
338
+ "_facingDirection": "x-"
339
+ },
340
+ {
341
+ "pinId": "schematic_port_35",
342
+ "displayName": "neg",
343
+ "x": -0.2,
344
+ "y": -4,
345
+ "_facingDirection": "x+"
346
+ }
347
+ ]
348
+ },
349
+ {
350
+ "chipId": "R3",
351
+ "symbolName": "boxresistor_right",
352
+ "center": {
353
+ "x": -1,
354
+ "y": 2
355
+ },
356
+ "width": 0.6000000000000001,
357
+ "height": 0.6800000000000002,
358
+ "pins": [
359
+ {
360
+ "pinId": "schematic_port_36",
361
+ "displayName": "anode",
362
+ "x": -1.3,
363
+ "y": 2,
364
+ "_facingDirection": "x-"
365
+ },
366
+ {
367
+ "pinId": "schematic_port_37",
368
+ "displayName": "cathode",
369
+ "x": -0.7,
370
+ "y": 2,
371
+ "_facingDirection": "x+"
372
+ }
373
+ ]
374
+ },
375
+ {
376
+ "chipId": "R7",
377
+ "symbolName": "boxresistor_right",
378
+ "center": {
379
+ "x": -3,
380
+ "y": 2.5
381
+ },
382
+ "width": 0.5999999999999996,
383
+ "height": 0.6800000000000006,
384
+ "pins": [
385
+ {
386
+ "pinId": "schematic_port_38",
387
+ "displayName": "anode",
388
+ "x": -3.3,
389
+ "y": 2.5,
390
+ "_facingDirection": "x-"
391
+ },
392
+ {
393
+ "pinId": "schematic_port_39",
394
+ "displayName": "cathode",
395
+ "x": -2.7,
396
+ "y": 2.5,
397
+ "_facingDirection": "x+"
398
+ }
399
+ ]
400
+ },
401
+ {
402
+ "chipId": "J2",
403
+ "center": {
404
+ "x": 1.5,
405
+ "y": 0
406
+ },
407
+ "width": 2,
408
+ "height": 1.5,
409
+ "pins": [
410
+ {
411
+ "pinId": "schematic_port_40",
412
+ "displayName": "BAT_POS",
413
+ "x": 0.10000000000000009,
414
+ "y": 0,
415
+ "_facingDirection": "x-"
416
+ },
417
+ {
418
+ "pinId": "schematic_port_41",
419
+ "displayName": "BAT_NEG",
420
+ "x": 2.9,
421
+ "y": 0,
422
+ "_facingDirection": "x+"
423
+ }
424
+ ]
425
+ },
426
+ {
427
+ "chipId": "U6",
428
+ "center": {
429
+ "x": 8.5,
430
+ "y": 0
431
+ },
432
+ "width": 4,
433
+ "height": 5,
434
+ "pins": [
435
+ {
436
+ "pinId": "schematic_port_42",
437
+ "displayName": "EN",
438
+ "x": 6.1,
439
+ "y": 0.4,
440
+ "_facingDirection": "x-"
441
+ },
442
+ {
443
+ "pinId": "schematic_port_43",
444
+ "displayName": "MODE",
445
+ "x": 6.1,
446
+ "y": 0.2,
447
+ "_facingDirection": "x-"
448
+ },
449
+ {
450
+ "pinId": "schematic_port_44",
451
+ "displayName": "AGND",
452
+ "x": 6.1,
453
+ "y": 0,
454
+ "_facingDirection": "x-"
455
+ },
456
+ {
457
+ "pinId": "schematic_port_45",
458
+ "displayName": "FB",
459
+ "x": 6.1,
460
+ "y": -0.20000000000000007,
461
+ "_facingDirection": "x-"
462
+ },
463
+ {
464
+ "pinId": "schematic_port_46",
465
+ "displayName": "PG",
466
+ "x": 6.1,
467
+ "y": -0.4,
468
+ "_facingDirection": "x-"
469
+ },
470
+ {
471
+ "pinId": "schematic_port_47",
472
+ "displayName": "VOUT",
473
+ "x": 10.9,
474
+ "y": -0.4,
475
+ "_facingDirection": "x+"
476
+ },
477
+ {
478
+ "pinId": "schematic_port_48",
479
+ "displayName": "L2",
480
+ "x": 10.9,
481
+ "y": -0.2,
482
+ "_facingDirection": "x+"
483
+ },
484
+ {
485
+ "pinId": "schematic_port_49",
486
+ "displayName": "GND",
487
+ "x": 10.9,
488
+ "y": 0,
489
+ "_facingDirection": "x+"
490
+ },
491
+ {
492
+ "pinId": "schematic_port_50",
493
+ "displayName": "L1",
494
+ "x": 10.9,
495
+ "y": 0.20000000000000007,
496
+ "_facingDirection": "x+"
497
+ },
498
+ {
499
+ "pinId": "schematic_port_51",
500
+ "displayName": "VIN",
501
+ "x": 10.9,
502
+ "y": 0.4,
503
+ "_facingDirection": "x+"
504
+ }
505
+ ]
506
+ },
507
+ {
508
+ "chipId": "L1",
509
+ "symbolName": "inductor_right",
510
+ "center": {
511
+ "x": 8.5,
512
+ "y": 4
513
+ },
514
+ "width": 1.055519499999999,
515
+ "height": 0.8677406999999988,
516
+ "pins": [
517
+ {
518
+ "pinId": "schematic_port_52",
519
+ "displayName": "anode",
520
+ "x": 7.9720875,
521
+ "y": 4.002624549999999,
522
+ "_facingDirection": "x-"
523
+ },
524
+ {
525
+ "pinId": "schematic_port_53",
526
+ "displayName": "cathode",
527
+ "x": 9.0279125,
528
+ "y": 3.99737545,
529
+ "_facingDirection": "x+"
530
+ }
531
+ ]
532
+ },
533
+ {
534
+ "chipId": "C4",
535
+ "symbolName": "capacitor_right",
536
+ "center": {
537
+ "x": 5.5,
538
+ "y": -4
539
+ },
540
+ "width": 0.5999999999999996,
541
+ "height": 0.8400000000000003,
542
+ "pins": [
543
+ {
544
+ "pinId": "schematic_port_54",
545
+ "displayName": "pos",
546
+ "x": 5.2,
547
+ "y": -4,
548
+ "_facingDirection": "x-"
549
+ },
550
+ {
551
+ "pinId": "schematic_port_55",
552
+ "displayName": "neg",
553
+ "x": 5.8,
554
+ "y": -4,
555
+ "_facingDirection": "x+"
556
+ }
557
+ ]
558
+ },
559
+ {
560
+ "chipId": "C5",
561
+ "symbolName": "capacitor_right",
562
+ "center": {
563
+ "x": 11.5,
564
+ "y": -4
565
+ },
566
+ "width": 0.6000000000000014,
567
+ "height": 0.8400000000000003,
568
+ "pins": [
569
+ {
570
+ "pinId": "schematic_port_56",
571
+ "displayName": "pos",
572
+ "x": 11.2,
573
+ "y": -4,
574
+ "_facingDirection": "x-"
575
+ },
576
+ {
577
+ "pinId": "schematic_port_57",
578
+ "displayName": "neg",
579
+ "x": 11.8,
580
+ "y": -4,
581
+ "_facingDirection": "x+"
582
+ }
583
+ ]
584
+ },
585
+ {
586
+ "chipId": "R4",
587
+ "symbolName": "boxresistor_right",
588
+ "center": {
589
+ "x": 12.5,
590
+ "y": 0.9999999999999999
591
+ },
592
+ "width": 0.6000000000000014,
593
+ "height": 0.6799999999999999,
594
+ "pins": [
595
+ {
596
+ "pinId": "schematic_port_58",
597
+ "displayName": "anode",
598
+ "x": 12.2,
599
+ "y": 1,
600
+ "_facingDirection": "x-"
601
+ },
602
+ {
603
+ "pinId": "schematic_port_59",
604
+ "displayName": "cathode",
605
+ "x": 12.8,
606
+ "y": 1,
607
+ "_facingDirection": "x+"
608
+ }
609
+ ]
610
+ },
611
+ {
612
+ "chipId": "R5",
613
+ "symbolName": "boxresistor_right",
614
+ "center": {
615
+ "x": 12.5,
616
+ "y": -0.9999999999999999
617
+ },
618
+ "width": 0.6000000000000014,
619
+ "height": 0.6799999999999999,
620
+ "pins": [
621
+ {
622
+ "pinId": "schematic_port_60",
623
+ "displayName": "anode",
624
+ "x": 12.2,
625
+ "y": -1,
626
+ "_facingDirection": "x-"
627
+ },
628
+ {
629
+ "pinId": "schematic_port_61",
630
+ "displayName": "cathode",
631
+ "x": 12.8,
632
+ "y": -1,
633
+ "_facingDirection": "x+"
634
+ }
635
+ ]
636
+ },
637
+ {
638
+ "chipId": "R6",
639
+ "symbolName": "boxresistor_right",
640
+ "center": {
641
+ "x": 10.5,
642
+ "y": 3
643
+ },
644
+ "width": 0.6000000000000014,
645
+ "height": 0.6800000000000006,
646
+ "pins": [
647
+ {
648
+ "pinId": "schematic_port_62",
649
+ "displayName": "anode",
650
+ "x": 10.2,
651
+ "y": 3,
652
+ "_facingDirection": "x-"
653
+ },
654
+ {
655
+ "pinId": "schematic_port_63",
656
+ "displayName": "cathode",
657
+ "x": 10.8,
658
+ "y": 3,
659
+ "_facingDirection": "x+"
660
+ }
661
+ ]
662
+ },
663
+ {
664
+ "chipId": "U7",
665
+ "center": {
666
+ "x": 17,
667
+ "y": 0
668
+ },
669
+ "width": 1.5,
670
+ "height": 2.5,
671
+ "pins": [
672
+ {
673
+ "pinId": "schematic_port_64",
674
+ "displayName": "VIN",
675
+ "x": 15.85,
676
+ "y": 0.1,
677
+ "_facingDirection": "x-"
678
+ },
679
+ {
680
+ "pinId": "schematic_port_65",
681
+ "displayName": "GND",
682
+ "x": 17,
683
+ "y": -1.65,
684
+ "_facingDirection": "y-"
685
+ },
686
+ {
687
+ "pinId": "schematic_port_66",
688
+ "displayName": "VEN",
689
+ "x": 15.85,
690
+ "y": -0.1,
691
+ "_facingDirection": "x-"
692
+ },
693
+ {
694
+ "pinId": "schematic_port_67",
695
+ "displayName": "VOUT",
696
+ "x": 18.15,
697
+ "y": 0,
698
+ "_facingDirection": "x+"
699
+ }
700
+ ]
701
+ },
702
+ {
703
+ "chipId": "C6",
704
+ "symbolName": "capacitor_right",
705
+ "center": {
706
+ "x": 15,
707
+ "y": -4
708
+ },
709
+ "width": 0.6000000000000014,
710
+ "height": 0.8400000000000003,
711
+ "pins": [
712
+ {
713
+ "pinId": "schematic_port_68",
714
+ "displayName": "pos",
715
+ "x": 14.7,
716
+ "y": -4,
717
+ "_facingDirection": "x-"
718
+ },
719
+ {
720
+ "pinId": "schematic_port_69",
721
+ "displayName": "neg",
722
+ "x": 15.3,
723
+ "y": -4,
724
+ "_facingDirection": "x+"
725
+ }
726
+ ]
727
+ },
728
+ {
729
+ "chipId": "C7",
730
+ "symbolName": "capacitor_right",
731
+ "center": {
732
+ "x": 19.5,
733
+ "y": -4
734
+ },
735
+ "width": 0.6000000000000014,
736
+ "height": 0.8400000000000003,
737
+ "pins": [
738
+ {
739
+ "pinId": "schematic_port_70",
740
+ "displayName": "pos",
741
+ "x": 19.2,
742
+ "y": -4,
743
+ "_facingDirection": "x-"
744
+ },
745
+ {
746
+ "pinId": "schematic_port_71",
747
+ "displayName": "neg",
748
+ "x": 19.8,
749
+ "y": -4,
750
+ "_facingDirection": "x+"
751
+ }
752
+ ]
753
+ }
754
+ ],
755
+ "directConnections": [
756
+ {
757
+ "netId": "U6_VOUT_TO_C5",
758
+ "pinIds": [
759
+ "schematic_port_47",
760
+ "schematic_port_56"
761
+ ]
762
+ },
763
+ {
764
+ "netId": "U6_MODE_TO_AGND",
765
+ "pinIds": [
766
+ "schematic_port_43",
767
+ "schematic_port_44"
768
+ ]
769
+ },
770
+ {
771
+ "netId": "U6_AGND_TO_GND",
772
+ "pinIds": [
773
+ "schematic_port_44",
774
+ "schematic_port_49"
775
+ ]
776
+ }
777
+ ],
778
+ "netConnections": [
779
+ {
780
+ "netId": "GND",
781
+ "isGround": true,
782
+ "netLabelWidth": 0.42,
783
+ "netLabelHeight": 0.48,
784
+ "pinIds": [
785
+ "schematic_port_0",
786
+ "schematic_port_11",
787
+ "schematic_port_12",
788
+ "schematic_port_13",
789
+ "schematic_port_14",
790
+ "schematic_port_15",
791
+ "schematic_port_17",
792
+ "schematic_port_19",
793
+ "schematic_port_20",
794
+ "schematic_port_29",
795
+ "schematic_port_31",
796
+ "schematic_port_33",
797
+ "schematic_port_35",
798
+ "schematic_port_37",
799
+ "schematic_port_41",
800
+ "schematic_port_43",
801
+ "schematic_port_44",
802
+ "schematic_port_49",
803
+ "schematic_port_55",
804
+ "schematic_port_57",
805
+ "schematic_port_61",
806
+ "schematic_port_65",
807
+ "schematic_port_69",
808
+ "schematic_port_71"
809
+ ]
810
+ },
811
+ {
812
+ "netId": "USB5V",
813
+ "netLabelWidth": 0.72,
814
+ "pinIds": [
815
+ "schematic_port_1",
816
+ "schematic_port_10",
817
+ "schematic_port_21",
818
+ "schematic_port_23",
819
+ "schematic_port_30"
820
+ ]
821
+ },
822
+ {
823
+ "netId": "USB_CC1",
824
+ "netLabelWidth": 0.96,
825
+ "pinIds": [
826
+ "schematic_port_3",
827
+ "schematic_port_16"
828
+ ]
829
+ },
830
+ {
831
+ "netId": "USB_CC2",
832
+ "netLabelWidth": 0.96,
833
+ "pinIds": [
834
+ "schematic_port_8",
835
+ "schematic_port_18"
836
+ ]
837
+ },
838
+ {
839
+ "netId": "CHG_INT",
840
+ "netLabelWidth": 0.96,
841
+ "pinIds": [
842
+ "schematic_port_22",
843
+ "schematic_port_39"
844
+ ]
845
+ },
846
+ {
847
+ "netId": "I2C_SCL",
848
+ "netLabelWidth": 0.96,
849
+ "pinIds": [
850
+ "schematic_port_24"
851
+ ]
852
+ },
853
+ {
854
+ "netId": "SYS",
855
+ "netLabelWidth": 0.48,
856
+ "pinIds": [
857
+ "schematic_port_25",
858
+ "schematic_port_32",
859
+ "schematic_port_42",
860
+ "schematic_port_51",
861
+ "schematic_port_54"
862
+ ]
863
+ },
864
+ {
865
+ "netId": "I2C_SDA",
866
+ "netLabelWidth": 0.96,
867
+ "pinIds": [
868
+ "schematic_port_26"
869
+ ]
870
+ },
871
+ {
872
+ "netId": "BAT",
873
+ "netLabelWidth": 0.48,
874
+ "pinIds": [
875
+ "schematic_port_27",
876
+ "schematic_port_34",
877
+ "schematic_port_40"
878
+ ]
879
+ },
880
+ {
881
+ "netId": "BQ_TS",
882
+ "netLabelWidth": 0.72,
883
+ "pinIds": [
884
+ "schematic_port_28",
885
+ "schematic_port_36"
886
+ ]
887
+ },
888
+ {
889
+ "netId": "V3V3",
890
+ "netLabelWidth": 0.42,
891
+ "netLabelHeight": 0.6,
892
+ "pinIds": [
893
+ "schematic_port_38",
894
+ "schematic_port_47",
895
+ "schematic_port_56",
896
+ "schematic_port_58",
897
+ "schematic_port_62",
898
+ "schematic_port_64",
899
+ "schematic_port_66",
900
+ "schematic_port_68"
901
+ ]
902
+ },
903
+ {
904
+ "netId": "BUCK_FB",
905
+ "netLabelWidth": 0.96,
906
+ "pinIds": [
907
+ "schematic_port_45",
908
+ "schematic_port_59",
909
+ "schematic_port_60"
910
+ ]
911
+ },
912
+ {
913
+ "netId": "BUCK_PG",
914
+ "netLabelWidth": 0.96,
915
+ "pinIds": [
916
+ "schematic_port_46",
917
+ "schematic_port_63"
918
+ ]
919
+ },
920
+ {
921
+ "netId": "BUCK_L2",
922
+ "netLabelWidth": 0.96,
923
+ "pinIds": [
924
+ "schematic_port_48",
925
+ "schematic_port_53"
926
+ ]
927
+ },
928
+ {
929
+ "netId": "BUCK_L1",
930
+ "netLabelWidth": 0.96,
931
+ "pinIds": [
932
+ "schematic_port_50",
933
+ "schematic_port_52"
934
+ ]
935
+ },
936
+ {
937
+ "netId": "V1V8",
938
+ "netLabelWidth": 0.42,
939
+ "netLabelHeight": 0.6,
940
+ "pinIds": [
941
+ "schematic_port_67",
942
+ "schematic_port_70"
943
+ ]
944
+ }
945
+ ],
946
+ "textBoxes": [
947
+ {
948
+ "chipId": "J1",
949
+ "center": {
950
+ "x": -15.91,
951
+ "y": 2.85
952
+ },
953
+ "width": 1.6799999999999997,
954
+ "height": 0.17999999999999972,
955
+ "text": "TYPE-C-31-M-12"
956
+ },
957
+ {
958
+ "chipId": "J1",
959
+ "center": {
960
+ "x": -16.630000000000003,
961
+ "y": 3.05
962
+ },
963
+ "width": 0.23999999999999844,
964
+ "height": 0.17999999999999972,
965
+ "text": "J1"
966
+ },
967
+ {
968
+ "chipId": "U5",
969
+ "center": {
970
+ "x": -6.4399999999999995,
971
+ "y": 2.6
972
+ },
973
+ "width": 1.3200000000000003,
974
+ "height": 0.17999999999999972,
975
+ "text": "BQ25180YBGR"
976
+ },
977
+ {
978
+ "chipId": "U5",
979
+ "center": {
980
+ "x": -6.9799999999999995,
981
+ "y": 2.8
982
+ },
983
+ "width": 0.2400000000000002,
984
+ "height": 0.17999999999999972,
985
+ "text": "U5"
986
+ },
987
+ {
988
+ "chipId": "J2",
989
+ "center": {
990
+ "x": 1.76,
991
+ "y": -0.88
992
+ },
993
+ "width": 2.52,
994
+ "height": 0.17999999999999994,
995
+ "text": "SM02B-SRSS-TB(LF)(SN)"
996
+ },
997
+ {
998
+ "chipId": "J2",
999
+ "center": {
1000
+ "x": 0.62,
1001
+ "y": 0.88
1002
+ },
1003
+ "width": 0.24,
1004
+ "height": 0.17999999999999994,
1005
+ "text": "J2"
1006
+ },
1007
+ {
1008
+ "chipId": "U6",
1009
+ "center": {
1010
+ "x": 7.22,
1011
+ "y": -2.63
1012
+ },
1013
+ "width": 1.4399999999999995,
1014
+ "height": 0.17999999999999972,
1015
+ "text": "TPS63802DLAR"
1016
+ },
1017
+ {
1018
+ "chipId": "U6",
1019
+ "center": {
1020
+ "x": 6.62,
1021
+ "y": 2.63
1022
+ },
1023
+ "width": 0.2400000000000002,
1024
+ "height": 0.17999999999999972,
1025
+ "text": "U6"
1026
+ },
1027
+ {
1028
+ "chipId": "U7",
1029
+ "center": {
1030
+ "x": 17.09,
1031
+ "y": 1.6
1032
+ },
1033
+ "width": 1.6799999999999997,
1034
+ "height": 0.18000000000000016,
1035
+ "text": "TPS7A2018PDBVR"
1036
+ },
1037
+ {
1038
+ "chipId": "U7",
1039
+ "center": {
1040
+ "x": 16.369999999999997,
1041
+ "y": 1.8
1042
+ },
1043
+ "width": 0.23999999999999844,
1044
+ "height": 0.18000000000000016,
1045
+ "text": "U7"
1046
+ }
1047
+ ],
1048
+ "availableNetLabelOrientations": {
1049
+ "GND": [
1050
+ "y-"
1051
+ ],
1052
+ "USB5V": [
1053
+ "x-",
1054
+ "x+"
1055
+ ],
1056
+ "USB_CC1": [
1057
+ "x-",
1058
+ "x+"
1059
+ ],
1060
+ "USB_CC2": [
1061
+ "x-",
1062
+ "x+"
1063
+ ],
1064
+ "CHG_INT": [
1065
+ "x-",
1066
+ "x+"
1067
+ ],
1068
+ "I2C_SCL": [
1069
+ "x-",
1070
+ "x+"
1071
+ ],
1072
+ "SYS": [
1073
+ "x-",
1074
+ "x+"
1075
+ ],
1076
+ "I2C_SDA": [
1077
+ "x-",
1078
+ "x+"
1079
+ ],
1080
+ "BAT": [
1081
+ "x-",
1082
+ "x+"
1083
+ ],
1084
+ "BQ_TS": [
1085
+ "x-",
1086
+ "x+"
1087
+ ],
1088
+ "V3V3": [
1089
+ "y+"
1090
+ ],
1091
+ "BUCK_FB": [
1092
+ "x-",
1093
+ "x+"
1094
+ ],
1095
+ "BUCK_PG": [
1096
+ "x-",
1097
+ "x+"
1098
+ ],
1099
+ "BUCK_L2": [
1100
+ "x-",
1101
+ "x+"
1102
+ ],
1103
+ "BUCK_L1": [
1104
+ "x-",
1105
+ "x+"
1106
+ ],
1107
+ "V1V8": [
1108
+ "y+"
1109
+ ]
1110
+ },
1111
+ "maxMspPairDistance": 2.4
1112
+ }