@tscircuit/schematic-trace-solver 0.0.157 → 0.0.159
This diff represents the content of publicly available package versions that have been released to one of the supported registries. The information contained in this diff is provided for informational purposes only and reflects changes between package versions as they appear in their respective public registries.
- package/dist/index.d.ts +1 -0
- package/dist/index.js +269 -58
- package/lib/solvers/LongDistancePairSolver/LongDistancePairSolver.ts +15 -8
- package/lib/solvers/MspConnectionPairSolver/MspConnectionPairSolver.ts +5 -0
- package/lib/solvers/MspConnectionPairSolver/getGroundConnectionPolicy.ts +83 -0
- package/lib/solvers/SameNetJunctionAlignmentSolver/SameNetJunctionAlignmentSolver.ts +6 -1
- package/lib/solvers/SameNetJunctionAlignmentSolver/alignSameNetJunctions.ts +196 -67
- package/lib/solvers/SameNetJunctionAlignmentSolver/placeGroundRailLabelsAtOuterEnd.ts +122 -0
- package/package.json +1 -1
- package/site/bug-reports/bug-report-20260826T072956Z.page.tsx +4 -0
- package/tests/bug-reports/bug-report-20260706T213649Z/__snapshots__/bug-report-20260706T213649Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260706T220324Z/__snapshots__/bug-report-20260706T220324Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260707T020342Z/__snapshots__/bug-report-20260707T020342Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260707T092615Z/__snapshots__/bug-report-20260707T092615Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260707T134549Z/__snapshots__/bug-report-20260707T134549Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260707T134722Z/__snapshots__/bug-report-20260707T134722Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260707T140410Z/__snapshots__/bug-report-20260707T140410Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260707T141025Z/__snapshots__/bug-report-20260707T141025Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260707T141421Z/__snapshots__/bug-report-20260707T141421Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260707T230831Z/__snapshots__/bug-report-20260707T230831Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260708T053736Z/__snapshots__/bug-report-20260708T053736Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260708T055430Z/__snapshots__/bug-report-20260708T055430Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260708T095725Z/__snapshots__/bug-report-20260708T095725Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260716T144856Z/__snapshots__/bug-report-20260716T144856Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260717T022934Z/__snapshots__/bug-report-20260717T022934Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260717T031704Z/__snapshots__/bug-report-20260717T031704Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260717T042845Z/__snapshots__/bug-report-20260717T042845Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260721T221026Z/__snapshots__/bug-report-20260721T221026Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260724T175257Z/__snapshots__/bug-report-20260724T175257Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260728T144234Z/__snapshots__/bug-report-20260728T144234Z.snap.svg +4 -4
- package/tests/bug-reports/bug-report-20260728T225606Z/__snapshots__/bug-report-20260728T225606Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260730T061837Z/__snapshots__/bug-report-20260730T061837Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260731T052229Z/__snapshots__/bug-report-20260731T052229Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260804T095800Z/__snapshots__/bug-report-20260804T095800Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260804T171919Z/__snapshots__/bug-report-20260804T171919Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260804T225912Z/__snapshots__/bug-report-20260804T225912Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260805T061316Z/__snapshots__/bug-report-20260805T061316Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260806T061548Z/__snapshots__/bug-report-20260806T061548Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260806T093501Z/__snapshots__/bug-report-20260806T093501Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260811T075142Z/__snapshots__/bug-report-20260811T075142Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260815T073240Z/__snapshots__/bug-report-20260815T073240Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260819T091818Z/__snapshots__/bug-report-20260819T091818Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260825T045913Z/__snapshots__/bug-report-20260825T045913Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260825T103621Z/__snapshots__/bug-report-20260825T103621Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260826T072956Z/__snapshots__/bug-report-20260826T072956Z.snap.svg +851 -0
- package/tests/bug-reports/bug-report-20260826T072956Z/bug-report-20260826T072956Z.json +2452 -0
- package/tests/bug-reports/bug-report-20260826T072956Z/bug-report-20260826T072956Z.test.ts +12 -0
- package/tests/examples/__snapshots__/example01.snap.svg +2 -2
- package/tests/examples/__snapshots__/example02.snap.svg +12 -12
- package/tests/examples/__snapshots__/example03.snap.svg +2 -2
- package/tests/examples/__snapshots__/example04.snap.svg +2 -2
- package/tests/examples/__snapshots__/example05.snap.svg +2 -2
- package/tests/examples/__snapshots__/example06.snap.svg +2 -2
- package/tests/examples/__snapshots__/example07.snap.svg +2 -2
- package/tests/examples/__snapshots__/example08.snap.svg +2 -2
- package/tests/examples/__snapshots__/example09.snap.svg +2 -2
- package/tests/examples/__snapshots__/example10.snap.svg +2 -2
- package/tests/examples/__snapshots__/example11.snap.svg +2 -2
- package/tests/examples/__snapshots__/example12.snap.svg +2 -2
- package/tests/examples/__snapshots__/example13.snap.svg +2 -2
- package/tests/examples/__snapshots__/example14.snap.svg +2 -2
- package/tests/examples/__snapshots__/example15.snap.svg +2 -2
- package/tests/examples/__snapshots__/example16.snap.svg +2 -2
- package/tests/examples/__snapshots__/example17.snap.svg +2 -2
- package/tests/examples/__snapshots__/example18.snap.svg +2 -2
- package/tests/examples/__snapshots__/example19.snap.svg +2 -2
- package/tests/examples/__snapshots__/example20.snap.svg +2 -2
- package/tests/examples/__snapshots__/example21.snap.svg +2 -2
- package/tests/examples/__snapshots__/example22.snap.svg +2 -2
- package/tests/examples/__snapshots__/example23.snap.svg +2 -2
- package/tests/examples/__snapshots__/example24.snap.svg +2 -2
- package/tests/examples/__snapshots__/example25.snap.svg +2 -2
- package/tests/examples/__snapshots__/example26.snap.svg +2 -2
- package/tests/examples/__snapshots__/example27.snap.svg +2 -2
- package/tests/examples/__snapshots__/example28.snap.svg +2 -2
- package/tests/examples/__snapshots__/example29.snap.svg +2 -2
- package/tests/examples/__snapshots__/example30.snap.svg +2 -2
- package/tests/examples/__snapshots__/example31.snap.svg +2 -2
- package/tests/examples/__snapshots__/example32.snap.svg +2 -2
- package/tests/examples/__snapshots__/example33.snap.svg +2 -2
- package/tests/examples/__snapshots__/example34.snap.svg +2 -2
- package/tests/examples/__snapshots__/example35.snap.svg +2 -2
- package/tests/examples/__snapshots__/example36.snap.svg +2 -2
- package/tests/examples/__snapshots__/example37.snap.svg +2 -2
- package/tests/examples/__snapshots__/example38.snap.svg +2 -2
- package/tests/examples/__snapshots__/example39.snap.svg +2 -2
- package/tests/examples/__snapshots__/example40.snap.svg +2 -2
- package/tests/examples/__snapshots__/example41.snap.svg +2 -2
- package/tests/examples/__snapshots__/example42.snap.svg +2 -2
- package/tests/examples/__snapshots__/example43.snap.svg +2 -2
- package/tests/examples/__snapshots__/example44.snap.svg +2 -2
- package/tests/examples/__snapshots__/example45.snap.svg +2 -2
- package/tests/examples/__snapshots__/example46.snap.svg +2 -2
- package/tests/examples/__snapshots__/example47.snap.svg +2 -2
- package/tests/examples/__snapshots__/example48.snap.svg +2 -2
- package/tests/examples/__snapshots__/example49.snap.svg +2 -2
- package/tests/examples/__snapshots__/example50.snap.svg +2 -2
- package/tests/examples/__snapshots__/example51.snap.svg +4 -4
- package/tests/fixtures/matcher.ts +3 -3
- package/tests/fixtures/parallel-ground-rail.ts +53 -0
- package/tests/repros/__snapshots__/board-1273-trace-overlap-cycle.snap.svg +4 -4
- package/tests/repros/__snapshots__/board-15984-same-net-junction.snap.svg +12 -12
- package/tests/repros/__snapshots__/board1096-usb-label-overlap-iteration.snap.svg +5 -5
- package/tests/repros/__snapshots__/bugreport-001-gnd-overlap.snap.svg +2 -2
- package/tests/repros/__snapshots__/manufacturePartNumber-text-box.snap.svg +2 -2
- package/tests/repros/__snapshots__/netlabel-connector-through-rail-label.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-atmega328p-fault-pullup.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-atmega328p-missing-gnd-netlabel.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-board-589-regulator-section.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-board-648-esp12f-section.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-bq24074-battery-charger.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-bq25895-cross-net-trace-overlap.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-cc2340r5.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-core-555-power-cross-net-overlap.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-core-subcircuit-missing-ground.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-core-tb67s579ftg-inline-label-routing.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-dc-power-isolated-routing.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-example35-minimize-trace-crossing.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-ground-label-on-lower-rail-end.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-ina237-current-monitor.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-missing-trace-netlabel.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-mspm0l1306-capacitor-symmetry.snap.svg +200 -0
- package/tests/repros/__snapshots__/repro-netlabel-collision-687.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-netlabel-overlap-trace.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-nrf52810-clock-routing.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-pga300-c6-trace-alignment.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-pga300-redundant-ground-traces.snap.svg +288 -0
- package/tests/repros/__snapshots__/repro-pmp11282-isolated-dcdc.snap.svg +4 -4
- package/tests/repros/__snapshots__/repro-power-group-rail-labels.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-rectifier-trace-overlap.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-rp2040-gamepad-trace-alignment.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-rp2040-usb-cc2-ground-overlap.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-rp2040-v3v3-label-placement.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-rp2040-zero-crystal-fallback-netlabels.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-ti-power-output-section.snap.svg +4 -4
- package/tests/repros/__snapshots__/repro-tida00553-j4-cell-divider.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-tida010076-j4-ground-bus.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-tida010076-page02.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-tps61222-trace-intersection.snap.svg +4 -4
- package/tests/repros/__snapshots__/repro-type-c-16pin-self-connection.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-type-c-16pin-to-resistor.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-type-c-vbus-led-ground-label.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-usb-power-vbus-label-detour.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-vcc-pin1-detour.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro129-host-custom-symbol-passives.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro130-bq27441-fuel-gauge-trace-through-c1.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro161-power-section-autolayout.snap.svg +4 -4
- package/tests/repros/__snapshots__/repro47-endpoint-obstacle-detour.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro48-555-timer-vcc-rail-label.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro5-escape-padded-text-obstacles.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro51-overlap-junction-crossing.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro84-stacked-gnd-label-orientation.snap.svg +2 -2
- package/tests/repros/__snapshots__/small-variant-resistor-facing-direction.snap.svg +2 -2
- package/tests/repros/__snapshots__/trace-overlap-box-resistor.snap.svg +2 -2
- package/tests/repros/assets/repro-mspm0l1306-capacitor-symmetry.input.json +537 -0
- package/tests/repros/assets/repro-pga300-redundant-ground-traces.input.json +858 -0
- package/tests/repros/repro-mspm0l1306-capacitor-symmetry.test.ts +87 -0
- package/tests/repros/repro-pga300-redundant-ground-traces.test.ts +33 -0
- package/tests/solvers/InlineNetLabelSolver/__snapshots__/anchored-net-label-width.snap.svg +2 -2
- package/tests/solvers/InlineNetLabelSolver/__snapshots__/inline-net-label-anchored-label-clearance.snap.svg +2 -2
- package/tests/solvers/InlineNetLabelSolver/__snapshots__/inline-net-label-port-stub.snap.svg +2 -2
- package/tests/solvers/InlineNetLabelSolver/__snapshots__/inline-net-label-two-pin-net.snap.svg +2 -2
- package/tests/solvers/InlineNetLabelSolver/__snapshots__/inline-net-label01.snap.svg +2 -2
- package/tests/solvers/InlineNetLabelSolver/__snapshots__/inline-net-label02.snap.svg +2 -2
- package/tests/solvers/InlineNetLabelSolver/__snapshots__/terminal-stub-trace-clearance.snap.svg +2 -2
- package/tests/solvers/MspConnectionPairSolver/local-ground-branches.test.ts +105 -0
- package/tests/solvers/SameNetJunctionAlignmentSolver/ground-rail-label.test.ts +188 -0
- package/tests/solvers/SameNetJunctionAlignmentSolver/parallel-load-rails.test.ts +291 -0
- package/tests/solvers/SchematicTraceSingleLineSolver2/__snapshots__/SchematicTraceSingleLineSolver2_01-example17-d1_1-u1_1.snap.svg +2 -2
- package/tests/solvers/SchematicTraceSingleLineSolver2/__snapshots__/SchematicTraceSingleLineSolver2_repro47-short-opposing-pins.snap.svg +2 -2
- package/tests/solvers/TraceCleanupSolver/__snapshots__/TraceCleanupSolver.snap.svg +2 -2
- package/tests/solvers/TraceLabelOverlapAvoidanceSolver/__snapshots__/TraceLabelOverlapAvoidanceSolver.snap.svg +2 -2
- package/tests/solvers/TraceLabelOverlapAvoidanceSolver/sub-solver/__snapshots__/MergedNetLabelObstacles.snap.svg +2 -2
- package/tests/solvers/TraceLabelOverlapAvoidanceSolver/sub-solver/__snapshots__/OverlapAvoidanceStepSolver.snap.svg +2 -2
- package/tests/solvers/TraceLabelOverlapAvoidanceSolver/sub-solver/__snapshots__/SingleOverlapSolver.snap.svg +2 -2
|
@@ -0,0 +1,2452 @@
|
|
|
1
|
+
{
|
|
2
|
+
"chips": [
|
|
3
|
+
{
|
|
4
|
+
"chipId": "schematic_component_0",
|
|
5
|
+
"center": {
|
|
6
|
+
"x": 0,
|
|
7
|
+
"y": 0
|
|
8
|
+
},
|
|
9
|
+
"width": 3.2300000000000004,
|
|
10
|
+
"height": 13,
|
|
11
|
+
"pins": [
|
|
12
|
+
{
|
|
13
|
+
"pinId": "schematic_port_0",
|
|
14
|
+
"displayName": "EN_GATE",
|
|
15
|
+
"x": -1.6150000000000002,
|
|
16
|
+
"y": 2.949999999999999
|
|
17
|
+
},
|
|
18
|
+
{
|
|
19
|
+
"pinId": "schematic_port_1",
|
|
20
|
+
"displayName": "INHA",
|
|
21
|
+
"x": -1.6150000000000002,
|
|
22
|
+
"y": 2.3499999999999988
|
|
23
|
+
},
|
|
24
|
+
{
|
|
25
|
+
"pinId": "schematic_port_2",
|
|
26
|
+
"displayName": "INLA",
|
|
27
|
+
"x": -1.6150000000000002,
|
|
28
|
+
"y": 1.7499999999999982
|
|
29
|
+
},
|
|
30
|
+
{
|
|
31
|
+
"pinId": "schematic_port_3",
|
|
32
|
+
"displayName": "INHB",
|
|
33
|
+
"x": -1.6150000000000002,
|
|
34
|
+
"y": 0.7499999999999982
|
|
35
|
+
},
|
|
36
|
+
{
|
|
37
|
+
"pinId": "schematic_port_4",
|
|
38
|
+
"displayName": "INLB",
|
|
39
|
+
"x": -1.6150000000000002,
|
|
40
|
+
"y": 0.1499999999999977
|
|
41
|
+
},
|
|
42
|
+
{
|
|
43
|
+
"pinId": "schematic_port_5",
|
|
44
|
+
"displayName": "INHC",
|
|
45
|
+
"x": -1.6150000000000002,
|
|
46
|
+
"y": -0.8500000000000023
|
|
47
|
+
},
|
|
48
|
+
{
|
|
49
|
+
"pinId": "schematic_port_6",
|
|
50
|
+
"displayName": "INLC",
|
|
51
|
+
"x": -1.6150000000000002,
|
|
52
|
+
"y": -1.4500000000000028
|
|
53
|
+
},
|
|
54
|
+
{
|
|
55
|
+
"pinId": "schematic_port_7",
|
|
56
|
+
"displayName": "nFAULT",
|
|
57
|
+
"x": -1.6150000000000002,
|
|
58
|
+
"y": 4.45
|
|
59
|
+
},
|
|
60
|
+
{
|
|
61
|
+
"pinId": "schematic_port_8",
|
|
62
|
+
"displayName": "nSCS",
|
|
63
|
+
"x": -1.6150000000000002,
|
|
64
|
+
"y": 3.249999999999999
|
|
65
|
+
},
|
|
66
|
+
{
|
|
67
|
+
"pinId": "schematic_port_9",
|
|
68
|
+
"displayName": "SDI",
|
|
69
|
+
"x": -1.6150000000000002,
|
|
70
|
+
"y": 3.8499999999999996
|
|
71
|
+
},
|
|
72
|
+
{
|
|
73
|
+
"pinId": "schematic_port_10",
|
|
74
|
+
"displayName": "SDO",
|
|
75
|
+
"x": -1.6150000000000002,
|
|
76
|
+
"y": 3.5499999999999994
|
|
77
|
+
},
|
|
78
|
+
{
|
|
79
|
+
"pinId": "schematic_port_11",
|
|
80
|
+
"displayName": "SCLK",
|
|
81
|
+
"x": -1.6150000000000002,
|
|
82
|
+
"y": 4.15
|
|
83
|
+
},
|
|
84
|
+
{
|
|
85
|
+
"pinId": "schematic_port_12",
|
|
86
|
+
"displayName": "PWRGD",
|
|
87
|
+
"x": 1.6150000000000002,
|
|
88
|
+
"y": 3.525000000000002
|
|
89
|
+
},
|
|
90
|
+
{
|
|
91
|
+
"pinId": "schematic_port_13",
|
|
92
|
+
"displayName": "GND3",
|
|
93
|
+
"x": 1.6150000000000002,
|
|
94
|
+
"y": -5.474999999999998
|
|
95
|
+
},
|
|
96
|
+
{
|
|
97
|
+
"pinId": "schematic_port_14",
|
|
98
|
+
"displayName": "AVDD",
|
|
99
|
+
"x": -1.6150000000000002,
|
|
100
|
+
"y": 6.05
|
|
101
|
+
},
|
|
102
|
+
{
|
|
103
|
+
"pinId": "schematic_port_15",
|
|
104
|
+
"displayName": "SO1",
|
|
105
|
+
"x": -1.6150000000000002,
|
|
106
|
+
"y": -3.450000000000002
|
|
107
|
+
},
|
|
108
|
+
{
|
|
109
|
+
"pinId": "schematic_port_16",
|
|
110
|
+
"displayName": "SO2",
|
|
111
|
+
"x": -1.6150000000000002,
|
|
112
|
+
"y": -4.050000000000002
|
|
113
|
+
},
|
|
114
|
+
{
|
|
115
|
+
"pinId": "schematic_port_17",
|
|
116
|
+
"displayName": "SO3",
|
|
117
|
+
"x": -1.6150000000000002,
|
|
118
|
+
"y": -4.650000000000001
|
|
119
|
+
},
|
|
120
|
+
{
|
|
121
|
+
"pinId": "schematic_port_18",
|
|
122
|
+
"displayName": "SN3",
|
|
123
|
+
"x": 1.6150000000000002,
|
|
124
|
+
"y": -4.5749999999999975
|
|
125
|
+
},
|
|
126
|
+
{
|
|
127
|
+
"pinId": "schematic_port_19",
|
|
128
|
+
"displayName": "SP3",
|
|
129
|
+
"x": 1.6150000000000002,
|
|
130
|
+
"y": -4.974999999999998
|
|
131
|
+
},
|
|
132
|
+
{
|
|
133
|
+
"pinId": "schematic_port_20",
|
|
134
|
+
"displayName": "SN2",
|
|
135
|
+
"x": 1.6150000000000002,
|
|
136
|
+
"y": -3.674999999999997
|
|
137
|
+
},
|
|
138
|
+
{
|
|
139
|
+
"pinId": "schematic_port_21",
|
|
140
|
+
"displayName": "SP2",
|
|
141
|
+
"x": 1.6150000000000002,
|
|
142
|
+
"y": -4.0749999999999975
|
|
143
|
+
},
|
|
144
|
+
{
|
|
145
|
+
"pinId": "schematic_port_22",
|
|
146
|
+
"displayName": "SN1",
|
|
147
|
+
"x": 1.6150000000000002,
|
|
148
|
+
"y": -2.774999999999997
|
|
149
|
+
},
|
|
150
|
+
{
|
|
151
|
+
"pinId": "schematic_port_23",
|
|
152
|
+
"displayName": "SP1",
|
|
153
|
+
"x": 1.6150000000000002,
|
|
154
|
+
"y": -3.174999999999997
|
|
155
|
+
},
|
|
156
|
+
{
|
|
157
|
+
"pinId": "schematic_port_24",
|
|
158
|
+
"displayName": "GLC",
|
|
159
|
+
"x": 1.6150000000000002,
|
|
160
|
+
"y": -1.8749999999999964
|
|
161
|
+
},
|
|
162
|
+
{
|
|
163
|
+
"pinId": "schematic_port_25",
|
|
164
|
+
"displayName": "SLC",
|
|
165
|
+
"x": 1.6150000000000002,
|
|
166
|
+
"y": -2.274999999999997
|
|
167
|
+
},
|
|
168
|
+
{
|
|
169
|
+
"pinId": "schematic_port_26",
|
|
170
|
+
"displayName": "SHC",
|
|
171
|
+
"x": 1.6150000000000002,
|
|
172
|
+
"y": -1.474999999999996
|
|
173
|
+
},
|
|
174
|
+
{
|
|
175
|
+
"pinId": "schematic_port_27",
|
|
176
|
+
"displayName": "GHC",
|
|
177
|
+
"x": 1.6150000000000002,
|
|
178
|
+
"y": -0.8749999999999956
|
|
179
|
+
},
|
|
180
|
+
{
|
|
181
|
+
"pinId": "schematic_port_28",
|
|
182
|
+
"displayName": "GHB",
|
|
183
|
+
"x": 1.6150000000000002,
|
|
184
|
+
"y": 0.725000000000005
|
|
185
|
+
},
|
|
186
|
+
{
|
|
187
|
+
"pinId": "schematic_port_29",
|
|
188
|
+
"displayName": "SHB",
|
|
189
|
+
"x": 1.6150000000000002,
|
|
190
|
+
"y": -0.4749999999999952
|
|
191
|
+
},
|
|
192
|
+
{
|
|
193
|
+
"pinId": "schematic_port_30",
|
|
194
|
+
"displayName": "SLB",
|
|
195
|
+
"x": 1.6150000000000002,
|
|
196
|
+
"y": 0.12500000000000444
|
|
197
|
+
},
|
|
198
|
+
{
|
|
199
|
+
"pinId": "schematic_port_31",
|
|
200
|
+
"displayName": "GLB",
|
|
201
|
+
"x": 1.6150000000000002,
|
|
202
|
+
"y": -0.17499999999999538
|
|
203
|
+
},
|
|
204
|
+
{
|
|
205
|
+
"pinId": "schematic_port_32",
|
|
206
|
+
"displayName": "GLA",
|
|
207
|
+
"x": 1.6150000000000002,
|
|
208
|
+
"y": 1.4250000000000052
|
|
209
|
+
},
|
|
210
|
+
{
|
|
211
|
+
"pinId": "schematic_port_33",
|
|
212
|
+
"displayName": "SLA",
|
|
213
|
+
"x": 1.6150000000000002,
|
|
214
|
+
"y": 1.1250000000000053
|
|
215
|
+
},
|
|
216
|
+
{
|
|
217
|
+
"pinId": "schematic_port_34",
|
|
218
|
+
"displayName": "SHA",
|
|
219
|
+
"x": 1.6150000000000002,
|
|
220
|
+
"y": 1.725000000000005
|
|
221
|
+
},
|
|
222
|
+
{
|
|
223
|
+
"pinId": "schematic_port_35",
|
|
224
|
+
"displayName": "GHA",
|
|
225
|
+
"x": 1.6150000000000002,
|
|
226
|
+
"y": 2.3250000000000046
|
|
227
|
+
},
|
|
228
|
+
{
|
|
229
|
+
"pinId": "schematic_port_36",
|
|
230
|
+
"displayName": "VCP_LSD",
|
|
231
|
+
"x": -1.6150000000000002,
|
|
232
|
+
"y": -5.45
|
|
233
|
+
},
|
|
234
|
+
{
|
|
235
|
+
"pinId": "schematic_port_37",
|
|
236
|
+
"displayName": "VCPH",
|
|
237
|
+
"x": -1.6150000000000002,
|
|
238
|
+
"y": -6.05
|
|
239
|
+
},
|
|
240
|
+
{
|
|
241
|
+
"pinId": "schematic_port_38",
|
|
242
|
+
"displayName": "CP2H",
|
|
243
|
+
"x": 1.6150000000000002,
|
|
244
|
+
"y": 4.874999999999998
|
|
245
|
+
},
|
|
246
|
+
{
|
|
247
|
+
"pinId": "schematic_port_39",
|
|
248
|
+
"displayName": "CP2L",
|
|
249
|
+
"x": 1.6150000000000002,
|
|
250
|
+
"y": 4.424999999999999
|
|
251
|
+
},
|
|
252
|
+
{
|
|
253
|
+
"pinId": "schematic_port_40",
|
|
254
|
+
"displayName": "PVDD",
|
|
255
|
+
"x": -1.6150000000000002,
|
|
256
|
+
"y": 4.85
|
|
257
|
+
},
|
|
258
|
+
{
|
|
259
|
+
"pinId": "schematic_port_41",
|
|
260
|
+
"displayName": "CP1L",
|
|
261
|
+
"x": 1.6150000000000002,
|
|
262
|
+
"y": 5.474999999999998
|
|
263
|
+
},
|
|
264
|
+
{
|
|
265
|
+
"pinId": "schematic_port_42",
|
|
266
|
+
"displayName": "CP1H",
|
|
267
|
+
"x": 1.6150000000000002,
|
|
268
|
+
"y": 6.0749999999999975
|
|
269
|
+
},
|
|
270
|
+
{
|
|
271
|
+
"pinId": "schematic_port_43",
|
|
272
|
+
"displayName": "VDRAIN",
|
|
273
|
+
"x": 1.6150000000000002,
|
|
274
|
+
"y": 3.225000000000003
|
|
275
|
+
},
|
|
276
|
+
{
|
|
277
|
+
"pinId": "schematic_port_44",
|
|
278
|
+
"displayName": "GND2",
|
|
279
|
+
"x": 1.6150000000000002,
|
|
280
|
+
"y": -5.774999999999998
|
|
281
|
+
},
|
|
282
|
+
{
|
|
283
|
+
"pinId": "schematic_port_45",
|
|
284
|
+
"displayName": "DVDD",
|
|
285
|
+
"x": -1.6150000000000002,
|
|
286
|
+
"y": 5.449999999999999
|
|
287
|
+
},
|
|
288
|
+
{
|
|
289
|
+
"pinId": "schematic_port_46",
|
|
290
|
+
"displayName": "WAKE",
|
|
291
|
+
"x": 1.6150000000000002,
|
|
292
|
+
"y": 4.125
|
|
293
|
+
},
|
|
294
|
+
{
|
|
295
|
+
"pinId": "schematic_port_47",
|
|
296
|
+
"displayName": "VREG",
|
|
297
|
+
"x": 1.6150000000000002,
|
|
298
|
+
"y": 3.825000000000001
|
|
299
|
+
},
|
|
300
|
+
{
|
|
301
|
+
"pinId": "schematic_port_48",
|
|
302
|
+
"displayName": "PAD",
|
|
303
|
+
"x": 1.6150000000000002,
|
|
304
|
+
"y": -6.0749999999999975
|
|
305
|
+
}
|
|
306
|
+
]
|
|
307
|
+
},
|
|
308
|
+
{
|
|
309
|
+
"chipId": "schematic_component_1",
|
|
310
|
+
"center": {
|
|
311
|
+
"x": -5.1875,
|
|
312
|
+
"y": 5.6
|
|
313
|
+
},
|
|
314
|
+
"width": 0.9250000000000007,
|
|
315
|
+
"height": 0.7599999999999998,
|
|
316
|
+
"pins": [
|
|
317
|
+
{
|
|
318
|
+
"pinId": "schematic_port_49",
|
|
319
|
+
"displayName": "anode",
|
|
320
|
+
"x": -5.2,
|
|
321
|
+
"y": 5.9799999999999995,
|
|
322
|
+
"_facingDirection": "y+"
|
|
323
|
+
},
|
|
324
|
+
{
|
|
325
|
+
"pinId": "schematic_port_50",
|
|
326
|
+
"displayName": "cathode",
|
|
327
|
+
"x": -5.2,
|
|
328
|
+
"y": 5.22,
|
|
329
|
+
"_facingDirection": "y-"
|
|
330
|
+
}
|
|
331
|
+
]
|
|
332
|
+
},
|
|
333
|
+
{
|
|
334
|
+
"chipId": "schematic_component_2",
|
|
335
|
+
"center": {
|
|
336
|
+
"x": -4.0874999999999995,
|
|
337
|
+
"y": 5
|
|
338
|
+
},
|
|
339
|
+
"width": 0.9250000000000003,
|
|
340
|
+
"height": 0.7599999999999998,
|
|
341
|
+
"pins": [
|
|
342
|
+
{
|
|
343
|
+
"pinId": "schematic_port_51",
|
|
344
|
+
"displayName": "anode",
|
|
345
|
+
"x": -4.1,
|
|
346
|
+
"y": 5.38,
|
|
347
|
+
"_facingDirection": "y+"
|
|
348
|
+
},
|
|
349
|
+
{
|
|
350
|
+
"pinId": "schematic_port_52",
|
|
351
|
+
"displayName": "cathode",
|
|
352
|
+
"x": -4.1,
|
|
353
|
+
"y": 4.62,
|
|
354
|
+
"_facingDirection": "y-"
|
|
355
|
+
}
|
|
356
|
+
]
|
|
357
|
+
},
|
|
358
|
+
{
|
|
359
|
+
"chipId": "schematic_component_3",
|
|
360
|
+
"center": {
|
|
361
|
+
"x": -3.1674999999999995,
|
|
362
|
+
"y": 4.4
|
|
363
|
+
},
|
|
364
|
+
"width": 1.1650000000000005,
|
|
365
|
+
"height": 0.7599999999999998,
|
|
366
|
+
"pins": [
|
|
367
|
+
{
|
|
368
|
+
"pinId": "schematic_port_53",
|
|
369
|
+
"displayName": "anode",
|
|
370
|
+
"x": -3.3,
|
|
371
|
+
"y": 4.78,
|
|
372
|
+
"_facingDirection": "y+"
|
|
373
|
+
},
|
|
374
|
+
{
|
|
375
|
+
"pinId": "schematic_port_54",
|
|
376
|
+
"displayName": "cathode",
|
|
377
|
+
"x": -3.3,
|
|
378
|
+
"y": 4.0200000000000005,
|
|
379
|
+
"_facingDirection": "y-"
|
|
380
|
+
}
|
|
381
|
+
]
|
|
382
|
+
},
|
|
383
|
+
{
|
|
384
|
+
"chipId": "schematic_component_4",
|
|
385
|
+
"center": {
|
|
386
|
+
"x": 2.8,
|
|
387
|
+
"y": 6.07
|
|
388
|
+
},
|
|
389
|
+
"width": 0.8399999999999999,
|
|
390
|
+
"height": 0.8399999999999999,
|
|
391
|
+
"pins": [
|
|
392
|
+
{
|
|
393
|
+
"pinId": "schematic_port_55",
|
|
394
|
+
"displayName": "pos",
|
|
395
|
+
"x": 2.38,
|
|
396
|
+
"y": 6.07,
|
|
397
|
+
"_facingDirection": "x-"
|
|
398
|
+
},
|
|
399
|
+
{
|
|
400
|
+
"pinId": "schematic_port_56",
|
|
401
|
+
"displayName": "neg",
|
|
402
|
+
"x": 3.2199999999999998,
|
|
403
|
+
"y": 6.07,
|
|
404
|
+
"_facingDirection": "x+"
|
|
405
|
+
}
|
|
406
|
+
]
|
|
407
|
+
},
|
|
408
|
+
{
|
|
409
|
+
"chipId": "schematic_component_5",
|
|
410
|
+
"center": {
|
|
411
|
+
"x": 2.8,
|
|
412
|
+
"y": 4.87
|
|
413
|
+
},
|
|
414
|
+
"width": 0.8399999999999999,
|
|
415
|
+
"height": 0.8399999999999999,
|
|
416
|
+
"pins": [
|
|
417
|
+
{
|
|
418
|
+
"pinId": "schematic_port_57",
|
|
419
|
+
"displayName": "pos",
|
|
420
|
+
"x": 2.38,
|
|
421
|
+
"y": 4.87,
|
|
422
|
+
"_facingDirection": "x-"
|
|
423
|
+
},
|
|
424
|
+
{
|
|
425
|
+
"pinId": "schematic_port_58",
|
|
426
|
+
"displayName": "neg",
|
|
427
|
+
"x": 3.2199999999999998,
|
|
428
|
+
"y": 4.87,
|
|
429
|
+
"_facingDirection": "x+"
|
|
430
|
+
}
|
|
431
|
+
]
|
|
432
|
+
},
|
|
433
|
+
{
|
|
434
|
+
"chipId": "schematic_component_6",
|
|
435
|
+
"center": {
|
|
436
|
+
"x": 3.5,
|
|
437
|
+
"y": 3.4
|
|
438
|
+
},
|
|
439
|
+
"width": 0.5999999999999996,
|
|
440
|
+
"height": 0.6800000000000006,
|
|
441
|
+
"pins": [
|
|
442
|
+
{
|
|
443
|
+
"pinId": "schematic_port_59",
|
|
444
|
+
"displayName": "anode",
|
|
445
|
+
"x": 3.2,
|
|
446
|
+
"y": 3.4,
|
|
447
|
+
"_facingDirection": "x-"
|
|
448
|
+
},
|
|
449
|
+
{
|
|
450
|
+
"pinId": "schematic_port_60",
|
|
451
|
+
"displayName": "cathode",
|
|
452
|
+
"x": 3.8,
|
|
453
|
+
"y": 3.4,
|
|
454
|
+
"_facingDirection": "x+"
|
|
455
|
+
}
|
|
456
|
+
]
|
|
457
|
+
},
|
|
458
|
+
{
|
|
459
|
+
"chipId": "schematic_component_7",
|
|
460
|
+
"center": {
|
|
461
|
+
"x": 3,
|
|
462
|
+
"y": 2.6
|
|
463
|
+
},
|
|
464
|
+
"width": 0.5999999999999996,
|
|
465
|
+
"height": 0.6800000000000006,
|
|
466
|
+
"pins": [
|
|
467
|
+
{
|
|
468
|
+
"pinId": "schematic_port_61",
|
|
469
|
+
"displayName": "anode",
|
|
470
|
+
"x": 2.7,
|
|
471
|
+
"y": 2.6,
|
|
472
|
+
"_facingDirection": "x-"
|
|
473
|
+
},
|
|
474
|
+
{
|
|
475
|
+
"pinId": "schematic_port_62",
|
|
476
|
+
"displayName": "cathode",
|
|
477
|
+
"x": 3.3,
|
|
478
|
+
"y": 2.6,
|
|
479
|
+
"_facingDirection": "x+"
|
|
480
|
+
}
|
|
481
|
+
]
|
|
482
|
+
},
|
|
483
|
+
{
|
|
484
|
+
"chipId": "schematic_component_8",
|
|
485
|
+
"center": {
|
|
486
|
+
"x": 5.0125,
|
|
487
|
+
"y": 3
|
|
488
|
+
},
|
|
489
|
+
"width": 0.9250000000000007,
|
|
490
|
+
"height": 0.7600000000000007,
|
|
491
|
+
"pins": [
|
|
492
|
+
{
|
|
493
|
+
"pinId": "schematic_port_63",
|
|
494
|
+
"displayName": "anode",
|
|
495
|
+
"x": 5,
|
|
496
|
+
"y": 3.3800000000000003,
|
|
497
|
+
"_facingDirection": "y+"
|
|
498
|
+
},
|
|
499
|
+
{
|
|
500
|
+
"pinId": "schematic_port_64",
|
|
501
|
+
"displayName": "cathode",
|
|
502
|
+
"x": 5,
|
|
503
|
+
"y": 2.6199999999999997,
|
|
504
|
+
"_facingDirection": "y-"
|
|
505
|
+
}
|
|
506
|
+
]
|
|
507
|
+
},
|
|
508
|
+
{
|
|
509
|
+
"chipId": "schematic_component_9",
|
|
510
|
+
"center": {
|
|
511
|
+
"x": -4,
|
|
512
|
+
"y": -3.4
|
|
513
|
+
},
|
|
514
|
+
"width": 0.5999999999999996,
|
|
515
|
+
"height": 0.6800000000000006,
|
|
516
|
+
"pins": [
|
|
517
|
+
{
|
|
518
|
+
"pinId": "schematic_port_65",
|
|
519
|
+
"displayName": "anode",
|
|
520
|
+
"x": -4.3,
|
|
521
|
+
"y": -3.4,
|
|
522
|
+
"_facingDirection": "x-"
|
|
523
|
+
},
|
|
524
|
+
{
|
|
525
|
+
"pinId": "schematic_port_66",
|
|
526
|
+
"displayName": "cathode",
|
|
527
|
+
"x": -3.7,
|
|
528
|
+
"y": -3.4,
|
|
529
|
+
"_facingDirection": "x+"
|
|
530
|
+
}
|
|
531
|
+
]
|
|
532
|
+
},
|
|
533
|
+
{
|
|
534
|
+
"chipId": "schematic_component_10",
|
|
535
|
+
"center": {
|
|
536
|
+
"x": -4,
|
|
537
|
+
"y": -4.1
|
|
538
|
+
},
|
|
539
|
+
"width": 0.5999999999999996,
|
|
540
|
+
"height": 0.6800000000000002,
|
|
541
|
+
"pins": [
|
|
542
|
+
{
|
|
543
|
+
"pinId": "schematic_port_67",
|
|
544
|
+
"displayName": "anode",
|
|
545
|
+
"x": -4.3,
|
|
546
|
+
"y": -4.1,
|
|
547
|
+
"_facingDirection": "x-"
|
|
548
|
+
},
|
|
549
|
+
{
|
|
550
|
+
"pinId": "schematic_port_68",
|
|
551
|
+
"displayName": "cathode",
|
|
552
|
+
"x": -3.7,
|
|
553
|
+
"y": -4.1,
|
|
554
|
+
"_facingDirection": "x+"
|
|
555
|
+
}
|
|
556
|
+
]
|
|
557
|
+
},
|
|
558
|
+
{
|
|
559
|
+
"chipId": "schematic_component_11",
|
|
560
|
+
"center": {
|
|
561
|
+
"x": -4,
|
|
562
|
+
"y": -4.8
|
|
563
|
+
},
|
|
564
|
+
"width": 0.5999999999999996,
|
|
565
|
+
"height": 0.6799999999999997,
|
|
566
|
+
"pins": [
|
|
567
|
+
{
|
|
568
|
+
"pinId": "schematic_port_69",
|
|
569
|
+
"displayName": "anode",
|
|
570
|
+
"x": -4.3,
|
|
571
|
+
"y": -4.8,
|
|
572
|
+
"_facingDirection": "x-"
|
|
573
|
+
},
|
|
574
|
+
{
|
|
575
|
+
"pinId": "schematic_port_70",
|
|
576
|
+
"displayName": "cathode",
|
|
577
|
+
"x": -3.7,
|
|
578
|
+
"y": -4.8,
|
|
579
|
+
"_facingDirection": "x+"
|
|
580
|
+
}
|
|
581
|
+
]
|
|
582
|
+
},
|
|
583
|
+
{
|
|
584
|
+
"chipId": "schematic_component_12",
|
|
585
|
+
"center": {
|
|
586
|
+
"x": -6.8075,
|
|
587
|
+
"y": -6.2
|
|
588
|
+
},
|
|
589
|
+
"width": 1.2850000000000001,
|
|
590
|
+
"height": 0.7599999999999998,
|
|
591
|
+
"pins": [
|
|
592
|
+
{
|
|
593
|
+
"pinId": "schematic_port_71",
|
|
594
|
+
"displayName": "anode",
|
|
595
|
+
"x": -7,
|
|
596
|
+
"y": -5.82,
|
|
597
|
+
"_facingDirection": "y+"
|
|
598
|
+
},
|
|
599
|
+
{
|
|
600
|
+
"pinId": "schematic_port_72",
|
|
601
|
+
"displayName": "cathode",
|
|
602
|
+
"x": -7,
|
|
603
|
+
"y": -6.58,
|
|
604
|
+
"_facingDirection": "y-"
|
|
605
|
+
}
|
|
606
|
+
]
|
|
607
|
+
},
|
|
608
|
+
{
|
|
609
|
+
"chipId": "schematic_component_13",
|
|
610
|
+
"center": {
|
|
611
|
+
"x": -5.8075,
|
|
612
|
+
"y": -6.2
|
|
613
|
+
},
|
|
614
|
+
"width": 1.2850000000000001,
|
|
615
|
+
"height": 0.7599999999999998,
|
|
616
|
+
"pins": [
|
|
617
|
+
{
|
|
618
|
+
"pinId": "schematic_port_73",
|
|
619
|
+
"displayName": "anode",
|
|
620
|
+
"x": -6,
|
|
621
|
+
"y": -5.82,
|
|
622
|
+
"_facingDirection": "y+"
|
|
623
|
+
},
|
|
624
|
+
{
|
|
625
|
+
"pinId": "schematic_port_74",
|
|
626
|
+
"displayName": "cathode",
|
|
627
|
+
"x": -6,
|
|
628
|
+
"y": -6.58,
|
|
629
|
+
"_facingDirection": "y-"
|
|
630
|
+
}
|
|
631
|
+
]
|
|
632
|
+
},
|
|
633
|
+
{
|
|
634
|
+
"chipId": "schematic_component_14",
|
|
635
|
+
"center": {
|
|
636
|
+
"x": -4.9075,
|
|
637
|
+
"y": -6.2
|
|
638
|
+
},
|
|
639
|
+
"width": 1.2850000000000001,
|
|
640
|
+
"height": 0.7599999999999998,
|
|
641
|
+
"pins": [
|
|
642
|
+
{
|
|
643
|
+
"pinId": "schematic_port_75",
|
|
644
|
+
"displayName": "anode",
|
|
645
|
+
"x": -5.1,
|
|
646
|
+
"y": -5.82,
|
|
647
|
+
"_facingDirection": "y+"
|
|
648
|
+
},
|
|
649
|
+
{
|
|
650
|
+
"pinId": "schematic_port_76",
|
|
651
|
+
"displayName": "cathode",
|
|
652
|
+
"x": -5.1,
|
|
653
|
+
"y": -6.58,
|
|
654
|
+
"_facingDirection": "y-"
|
|
655
|
+
}
|
|
656
|
+
]
|
|
657
|
+
},
|
|
658
|
+
{
|
|
659
|
+
"chipId": "schematic_component_15",
|
|
660
|
+
"center": {
|
|
661
|
+
"x": -15,
|
|
662
|
+
"y": -4.85
|
|
663
|
+
},
|
|
664
|
+
"width": 2.6499999999999986,
|
|
665
|
+
"height": 2.3000000000000003,
|
|
666
|
+
"pins": [
|
|
667
|
+
{
|
|
668
|
+
"pinId": "schematic_port_77",
|
|
669
|
+
"displayName": "A12",
|
|
670
|
+
"x": -16.325,
|
|
671
|
+
"y": -4.6499999999999995
|
|
672
|
+
},
|
|
673
|
+
{
|
|
674
|
+
"pinId": "schematic_port_78",
|
|
675
|
+
"displayName": "A11",
|
|
676
|
+
"x": -16.325,
|
|
677
|
+
"y": -4.85
|
|
678
|
+
},
|
|
679
|
+
{
|
|
680
|
+
"pinId": "schematic_port_79",
|
|
681
|
+
"displayName": "C2",
|
|
682
|
+
"x": -16.325,
|
|
683
|
+
"y": -5.05
|
|
684
|
+
},
|
|
685
|
+
{
|
|
686
|
+
"pinId": "schematic_port_80",
|
|
687
|
+
"displayName": "A21",
|
|
688
|
+
"x": -13.675,
|
|
689
|
+
"y": -5.05
|
|
690
|
+
},
|
|
691
|
+
{
|
|
692
|
+
"pinId": "schematic_port_81",
|
|
693
|
+
"displayName": "A22",
|
|
694
|
+
"x": -13.675,
|
|
695
|
+
"y": -4.85
|
|
696
|
+
},
|
|
697
|
+
{
|
|
698
|
+
"pinId": "schematic_port_82",
|
|
699
|
+
"displayName": "C1",
|
|
700
|
+
"x": -13.675,
|
|
701
|
+
"y": -4.6499999999999995
|
|
702
|
+
}
|
|
703
|
+
]
|
|
704
|
+
},
|
|
705
|
+
{
|
|
706
|
+
"chipId": "schematic_component_16",
|
|
707
|
+
"center": {
|
|
708
|
+
"x": -3.8874999999999997,
|
|
709
|
+
"y": -6.3
|
|
710
|
+
},
|
|
711
|
+
"width": 0.9249999999999998,
|
|
712
|
+
"height": 0.7599999999999998,
|
|
713
|
+
"pins": [
|
|
714
|
+
{
|
|
715
|
+
"pinId": "schematic_port_83",
|
|
716
|
+
"displayName": "anode",
|
|
717
|
+
"x": -3.9,
|
|
718
|
+
"y": -5.92,
|
|
719
|
+
"_facingDirection": "y+"
|
|
720
|
+
},
|
|
721
|
+
{
|
|
722
|
+
"pinId": "schematic_port_84",
|
|
723
|
+
"displayName": "cathode",
|
|
724
|
+
"x": -3.9,
|
|
725
|
+
"y": -6.68,
|
|
726
|
+
"_facingDirection": "y-"
|
|
727
|
+
}
|
|
728
|
+
]
|
|
729
|
+
},
|
|
730
|
+
{
|
|
731
|
+
"chipId": "schematic_component_17",
|
|
732
|
+
"center": {
|
|
733
|
+
"x": -2.4,
|
|
734
|
+
"y": -6.05
|
|
735
|
+
},
|
|
736
|
+
"width": 0.5999999999999996,
|
|
737
|
+
"height": 0.8399999999999999,
|
|
738
|
+
"pins": [
|
|
739
|
+
{
|
|
740
|
+
"pinId": "schematic_port_85",
|
|
741
|
+
"displayName": "pos",
|
|
742
|
+
"x": -2.6999999999999997,
|
|
743
|
+
"y": -6.05,
|
|
744
|
+
"_facingDirection": "x-"
|
|
745
|
+
},
|
|
746
|
+
{
|
|
747
|
+
"pinId": "schematic_port_86",
|
|
748
|
+
"displayName": "neg",
|
|
749
|
+
"x": -2.1,
|
|
750
|
+
"y": -6.05,
|
|
751
|
+
"_facingDirection": "x+"
|
|
752
|
+
}
|
|
753
|
+
]
|
|
754
|
+
},
|
|
755
|
+
{
|
|
756
|
+
"chipId": "schematic_component_18",
|
|
757
|
+
"center": {
|
|
758
|
+
"x": 3.6925,
|
|
759
|
+
"y": -2.5
|
|
760
|
+
},
|
|
761
|
+
"width": 1.2850000000000001,
|
|
762
|
+
"height": 0.7600000000000007,
|
|
763
|
+
"pins": [
|
|
764
|
+
{
|
|
765
|
+
"pinId": "schematic_port_87",
|
|
766
|
+
"displayName": "anode",
|
|
767
|
+
"x": 3.5,
|
|
768
|
+
"y": -2.1199999999999997,
|
|
769
|
+
"_facingDirection": "y+"
|
|
770
|
+
},
|
|
771
|
+
{
|
|
772
|
+
"pinId": "schematic_port_88",
|
|
773
|
+
"displayName": "cathode",
|
|
774
|
+
"x": 3.5,
|
|
775
|
+
"y": -2.8800000000000003,
|
|
776
|
+
"_facingDirection": "y-"
|
|
777
|
+
}
|
|
778
|
+
]
|
|
779
|
+
},
|
|
780
|
+
{
|
|
781
|
+
"chipId": "schematic_component_19",
|
|
782
|
+
"center": {
|
|
783
|
+
"x": 3.6925,
|
|
784
|
+
"y": -3.8
|
|
785
|
+
},
|
|
786
|
+
"width": 1.2850000000000001,
|
|
787
|
+
"height": 0.7600000000000002,
|
|
788
|
+
"pins": [
|
|
789
|
+
{
|
|
790
|
+
"pinId": "schematic_port_89",
|
|
791
|
+
"displayName": "anode",
|
|
792
|
+
"x": 3.5,
|
|
793
|
+
"y": -3.42,
|
|
794
|
+
"_facingDirection": "y+"
|
|
795
|
+
},
|
|
796
|
+
{
|
|
797
|
+
"pinId": "schematic_port_90",
|
|
798
|
+
"displayName": "cathode",
|
|
799
|
+
"x": 3.5,
|
|
800
|
+
"y": -4.18,
|
|
801
|
+
"_facingDirection": "y-"
|
|
802
|
+
}
|
|
803
|
+
]
|
|
804
|
+
},
|
|
805
|
+
{
|
|
806
|
+
"chipId": "schematic_component_20",
|
|
807
|
+
"center": {
|
|
808
|
+
"x": 3.6925,
|
|
809
|
+
"y": -5.2
|
|
810
|
+
},
|
|
811
|
+
"width": 1.2850000000000001,
|
|
812
|
+
"height": 0.7599999999999998,
|
|
813
|
+
"pins": [
|
|
814
|
+
{
|
|
815
|
+
"pinId": "schematic_port_91",
|
|
816
|
+
"displayName": "anode",
|
|
817
|
+
"x": 3.5,
|
|
818
|
+
"y": -4.82,
|
|
819
|
+
"_facingDirection": "y+"
|
|
820
|
+
},
|
|
821
|
+
{
|
|
822
|
+
"pinId": "schematic_port_92",
|
|
823
|
+
"displayName": "cathode",
|
|
824
|
+
"x": 3.5,
|
|
825
|
+
"y": -5.58,
|
|
826
|
+
"_facingDirection": "y-"
|
|
827
|
+
}
|
|
828
|
+
]
|
|
829
|
+
},
|
|
830
|
+
{
|
|
831
|
+
"chipId": "schematic_component_21",
|
|
832
|
+
"center": {
|
|
833
|
+
"x": 12.912500000000001,
|
|
834
|
+
"y": 14.7
|
|
835
|
+
},
|
|
836
|
+
"width": 0.9249999999999989,
|
|
837
|
+
"height": 0.759999999999998,
|
|
838
|
+
"pins": [
|
|
839
|
+
{
|
|
840
|
+
"pinId": "schematic_port_93",
|
|
841
|
+
"displayName": "anode",
|
|
842
|
+
"x": 12.9,
|
|
843
|
+
"y": 15.079999999999998,
|
|
844
|
+
"_facingDirection": "y+"
|
|
845
|
+
},
|
|
846
|
+
{
|
|
847
|
+
"pinId": "schematic_port_94",
|
|
848
|
+
"displayName": "cathode",
|
|
849
|
+
"x": 12.9,
|
|
850
|
+
"y": 14.32,
|
|
851
|
+
"_facingDirection": "y-"
|
|
852
|
+
}
|
|
853
|
+
]
|
|
854
|
+
},
|
|
855
|
+
{
|
|
856
|
+
"chipId": "schematic_component_22",
|
|
857
|
+
"center": {
|
|
858
|
+
"x": 14.25,
|
|
859
|
+
"y": 14.25
|
|
860
|
+
},
|
|
861
|
+
"width": 0.8399999999999999,
|
|
862
|
+
"height": 1.1000000000000014,
|
|
863
|
+
"pins": [
|
|
864
|
+
{
|
|
865
|
+
"pinId": "schematic_port_95",
|
|
866
|
+
"displayName": "drain",
|
|
867
|
+
"x": 14.55,
|
|
868
|
+
"y": 14.8,
|
|
869
|
+
"_facingDirection": "y+"
|
|
870
|
+
},
|
|
871
|
+
{
|
|
872
|
+
"pinId": "schematic_port_96",
|
|
873
|
+
"displayName": "source",
|
|
874
|
+
"x": 14.56,
|
|
875
|
+
"y": 13.7,
|
|
876
|
+
"_facingDirection": "y-"
|
|
877
|
+
},
|
|
878
|
+
{
|
|
879
|
+
"pinId": "schematic_port_97",
|
|
880
|
+
"displayName": "gate",
|
|
881
|
+
"x": 13.83,
|
|
882
|
+
"y": 14.15,
|
|
883
|
+
"_facingDirection": "x-"
|
|
884
|
+
},
|
|
885
|
+
{
|
|
886
|
+
"pinId": "schematic_port_98",
|
|
887
|
+
"displayName": "pin2_internal_1",
|
|
888
|
+
"x": 14.56,
|
|
889
|
+
"y": 13.7,
|
|
890
|
+
"_facingDirection": "y-"
|
|
891
|
+
},
|
|
892
|
+
{
|
|
893
|
+
"pinId": "schematic_port_99",
|
|
894
|
+
"displayName": "pin2_internal_2",
|
|
895
|
+
"x": 14.56,
|
|
896
|
+
"y": 13.7,
|
|
897
|
+
"_facingDirection": "y-"
|
|
898
|
+
}
|
|
899
|
+
]
|
|
900
|
+
},
|
|
901
|
+
{
|
|
902
|
+
"chipId": "schematic_component_23",
|
|
903
|
+
"center": {
|
|
904
|
+
"x": 14.25,
|
|
905
|
+
"y": 12.42
|
|
906
|
+
},
|
|
907
|
+
"width": 0.8399999999999999,
|
|
908
|
+
"height": 1.1000000000000014,
|
|
909
|
+
"pins": [
|
|
910
|
+
{
|
|
911
|
+
"pinId": "schematic_port_100",
|
|
912
|
+
"displayName": "drain",
|
|
913
|
+
"x": 14.55,
|
|
914
|
+
"y": 12.97,
|
|
915
|
+
"_facingDirection": "y+"
|
|
916
|
+
},
|
|
917
|
+
{
|
|
918
|
+
"pinId": "schematic_port_101",
|
|
919
|
+
"displayName": "source",
|
|
920
|
+
"x": 14.56,
|
|
921
|
+
"y": 11.87,
|
|
922
|
+
"_facingDirection": "y-"
|
|
923
|
+
},
|
|
924
|
+
{
|
|
925
|
+
"pinId": "schematic_port_102",
|
|
926
|
+
"displayName": "gate",
|
|
927
|
+
"x": 13.83,
|
|
928
|
+
"y": 12.32,
|
|
929
|
+
"_facingDirection": "x-"
|
|
930
|
+
},
|
|
931
|
+
{
|
|
932
|
+
"pinId": "schematic_port_103",
|
|
933
|
+
"displayName": "pin2_internal_1",
|
|
934
|
+
"x": 14.56,
|
|
935
|
+
"y": 11.87,
|
|
936
|
+
"_facingDirection": "y-"
|
|
937
|
+
},
|
|
938
|
+
{
|
|
939
|
+
"pinId": "schematic_port_104",
|
|
940
|
+
"displayName": "pin2_internal_2",
|
|
941
|
+
"x": 14.56,
|
|
942
|
+
"y": 11.87,
|
|
943
|
+
"_facingDirection": "y-"
|
|
944
|
+
}
|
|
945
|
+
]
|
|
946
|
+
},
|
|
947
|
+
{
|
|
948
|
+
"chipId": "schematic_component_24",
|
|
949
|
+
"center": {
|
|
950
|
+
"x": 14.795,
|
|
951
|
+
"y": 9.65
|
|
952
|
+
},
|
|
953
|
+
"width": 1.0899999999999999,
|
|
954
|
+
"height": 0.6000000000000014,
|
|
955
|
+
"pins": [
|
|
956
|
+
{
|
|
957
|
+
"pinId": "schematic_port_105",
|
|
958
|
+
"displayName": "anode",
|
|
959
|
+
"x": 14.7,
|
|
960
|
+
"y": 9.950000000000001,
|
|
961
|
+
"_facingDirection": "y+"
|
|
962
|
+
},
|
|
963
|
+
{
|
|
964
|
+
"pinId": "schematic_port_106",
|
|
965
|
+
"displayName": "cathode",
|
|
966
|
+
"x": 14.7,
|
|
967
|
+
"y": 9.35,
|
|
968
|
+
"_facingDirection": "y-"
|
|
969
|
+
}
|
|
970
|
+
]
|
|
971
|
+
},
|
|
972
|
+
{
|
|
973
|
+
"chipId": "schematic_component_25",
|
|
974
|
+
"center": {
|
|
975
|
+
"x": 13,
|
|
976
|
+
"y": 10.1
|
|
977
|
+
},
|
|
978
|
+
"width": 1.25,
|
|
979
|
+
"height": 0.25,
|
|
980
|
+
"pins": [
|
|
981
|
+
{
|
|
982
|
+
"pinId": "schematic_port_107",
|
|
983
|
+
"displayName": "1",
|
|
984
|
+
"x": 12.375,
|
|
985
|
+
"y": 10.1
|
|
986
|
+
},
|
|
987
|
+
{
|
|
988
|
+
"pinId": "schematic_port_108",
|
|
989
|
+
"displayName": "2",
|
|
990
|
+
"x": 13.625,
|
|
991
|
+
"y": 10.1
|
|
992
|
+
}
|
|
993
|
+
]
|
|
994
|
+
},
|
|
995
|
+
{
|
|
996
|
+
"chipId": "schematic_component_26",
|
|
997
|
+
"center": {
|
|
998
|
+
"x": 13,
|
|
999
|
+
"y": 9.2
|
|
1000
|
+
},
|
|
1001
|
+
"width": 1.25,
|
|
1002
|
+
"height": 0.25,
|
|
1003
|
+
"pins": [
|
|
1004
|
+
{
|
|
1005
|
+
"pinId": "schematic_port_109",
|
|
1006
|
+
"displayName": "1",
|
|
1007
|
+
"x": 12.375,
|
|
1008
|
+
"y": 9.2
|
|
1009
|
+
},
|
|
1010
|
+
{
|
|
1011
|
+
"pinId": "schematic_port_110",
|
|
1012
|
+
"displayName": "2",
|
|
1013
|
+
"x": 13.625,
|
|
1014
|
+
"y": 9.2
|
|
1015
|
+
}
|
|
1016
|
+
]
|
|
1017
|
+
},
|
|
1018
|
+
{
|
|
1019
|
+
"chipId": "schematic_component_27",
|
|
1020
|
+
"center": {
|
|
1021
|
+
"x": 10.592500000000001,
|
|
1022
|
+
"y": 7.25
|
|
1023
|
+
},
|
|
1024
|
+
"width": 0.9249999999999989,
|
|
1025
|
+
"height": 0.7599999999999998,
|
|
1026
|
+
"pins": [
|
|
1027
|
+
{
|
|
1028
|
+
"pinId": "schematic_port_111",
|
|
1029
|
+
"displayName": "anode",
|
|
1030
|
+
"x": 10.58,
|
|
1031
|
+
"y": 7.63,
|
|
1032
|
+
"_facingDirection": "y+"
|
|
1033
|
+
},
|
|
1034
|
+
{
|
|
1035
|
+
"pinId": "schematic_port_112",
|
|
1036
|
+
"displayName": "cathode",
|
|
1037
|
+
"x": 10.58,
|
|
1038
|
+
"y": 6.87,
|
|
1039
|
+
"_facingDirection": "y-"
|
|
1040
|
+
}
|
|
1041
|
+
]
|
|
1042
|
+
},
|
|
1043
|
+
{
|
|
1044
|
+
"chipId": "schematic_component_28",
|
|
1045
|
+
"center": {
|
|
1046
|
+
"x": 11.96,
|
|
1047
|
+
"y": 6.9
|
|
1048
|
+
},
|
|
1049
|
+
"width": 0.8399999999999999,
|
|
1050
|
+
"height": 1.0999999999999996,
|
|
1051
|
+
"pins": [
|
|
1052
|
+
{
|
|
1053
|
+
"pinId": "schematic_port_113",
|
|
1054
|
+
"displayName": "drain",
|
|
1055
|
+
"x": 12.260000000000002,
|
|
1056
|
+
"y": 7.45,
|
|
1057
|
+
"_facingDirection": "y+"
|
|
1058
|
+
},
|
|
1059
|
+
{
|
|
1060
|
+
"pinId": "schematic_port_114",
|
|
1061
|
+
"displayName": "source",
|
|
1062
|
+
"x": 12.270000000000001,
|
|
1063
|
+
"y": 6.3500000000000005,
|
|
1064
|
+
"_facingDirection": "y-"
|
|
1065
|
+
},
|
|
1066
|
+
{
|
|
1067
|
+
"pinId": "schematic_port_115",
|
|
1068
|
+
"displayName": "gate",
|
|
1069
|
+
"x": 11.540000000000001,
|
|
1070
|
+
"y": 6.800000000000001,
|
|
1071
|
+
"_facingDirection": "x-"
|
|
1072
|
+
},
|
|
1073
|
+
{
|
|
1074
|
+
"pinId": "schematic_port_116",
|
|
1075
|
+
"displayName": "pin2_internal_1",
|
|
1076
|
+
"x": 12.270000000000001,
|
|
1077
|
+
"y": 6.3500000000000005,
|
|
1078
|
+
"_facingDirection": "y-"
|
|
1079
|
+
},
|
|
1080
|
+
{
|
|
1081
|
+
"pinId": "schematic_port_117",
|
|
1082
|
+
"displayName": "pin2_internal_2",
|
|
1083
|
+
"x": 12.270000000000001,
|
|
1084
|
+
"y": 6.3500000000000005,
|
|
1085
|
+
"_facingDirection": "y-"
|
|
1086
|
+
}
|
|
1087
|
+
]
|
|
1088
|
+
},
|
|
1089
|
+
{
|
|
1090
|
+
"chipId": "schematic_component_29",
|
|
1091
|
+
"center": {
|
|
1092
|
+
"x": 11.96,
|
|
1093
|
+
"y": 5.06
|
|
1094
|
+
},
|
|
1095
|
+
"width": 0.8399999999999999,
|
|
1096
|
+
"height": 1.0999999999999996,
|
|
1097
|
+
"pins": [
|
|
1098
|
+
{
|
|
1099
|
+
"pinId": "schematic_port_118",
|
|
1100
|
+
"displayName": "drain",
|
|
1101
|
+
"x": 12.260000000000002,
|
|
1102
|
+
"y": 5.609999999999999,
|
|
1103
|
+
"_facingDirection": "y+"
|
|
1104
|
+
},
|
|
1105
|
+
{
|
|
1106
|
+
"pinId": "schematic_port_119",
|
|
1107
|
+
"displayName": "source",
|
|
1108
|
+
"x": 12.270000000000001,
|
|
1109
|
+
"y": 4.51,
|
|
1110
|
+
"_facingDirection": "y-"
|
|
1111
|
+
},
|
|
1112
|
+
{
|
|
1113
|
+
"pinId": "schematic_port_120",
|
|
1114
|
+
"displayName": "gate",
|
|
1115
|
+
"x": 11.540000000000001,
|
|
1116
|
+
"y": 4.96,
|
|
1117
|
+
"_facingDirection": "x-"
|
|
1118
|
+
},
|
|
1119
|
+
{
|
|
1120
|
+
"pinId": "schematic_port_121",
|
|
1121
|
+
"displayName": "pin2_internal_1",
|
|
1122
|
+
"x": 12.270000000000001,
|
|
1123
|
+
"y": 4.51,
|
|
1124
|
+
"_facingDirection": "y-"
|
|
1125
|
+
},
|
|
1126
|
+
{
|
|
1127
|
+
"pinId": "schematic_port_122",
|
|
1128
|
+
"displayName": "pin2_internal_2",
|
|
1129
|
+
"x": 12.270000000000001,
|
|
1130
|
+
"y": 4.51,
|
|
1131
|
+
"_facingDirection": "y-"
|
|
1132
|
+
}
|
|
1133
|
+
]
|
|
1134
|
+
},
|
|
1135
|
+
{
|
|
1136
|
+
"chipId": "schematic_component_30",
|
|
1137
|
+
"center": {
|
|
1138
|
+
"x": 12.515,
|
|
1139
|
+
"y": 2.3
|
|
1140
|
+
},
|
|
1141
|
+
"width": 1.0899999999999999,
|
|
1142
|
+
"height": 0.6000000000000001,
|
|
1143
|
+
"pins": [
|
|
1144
|
+
{
|
|
1145
|
+
"pinId": "schematic_port_123",
|
|
1146
|
+
"displayName": "anode",
|
|
1147
|
+
"x": 12.42,
|
|
1148
|
+
"y": 2.5999999999999996
|
|
1149
|
+
},
|
|
1150
|
+
{
|
|
1151
|
+
"pinId": "schematic_port_124",
|
|
1152
|
+
"displayName": "cathode",
|
|
1153
|
+
"x": 12.42,
|
|
1154
|
+
"y": 1.9999999999999998
|
|
1155
|
+
}
|
|
1156
|
+
]
|
|
1157
|
+
},
|
|
1158
|
+
{
|
|
1159
|
+
"chipId": "schematic_component_31",
|
|
1160
|
+
"center": {
|
|
1161
|
+
"x": 10.75,
|
|
1162
|
+
"y": 2.75
|
|
1163
|
+
},
|
|
1164
|
+
"width": 1.25,
|
|
1165
|
+
"height": 0.25,
|
|
1166
|
+
"pins": [
|
|
1167
|
+
{
|
|
1168
|
+
"pinId": "schematic_port_125",
|
|
1169
|
+
"displayName": "1",
|
|
1170
|
+
"x": 10.125,
|
|
1171
|
+
"y": 2.75
|
|
1172
|
+
},
|
|
1173
|
+
{
|
|
1174
|
+
"pinId": "schematic_port_126",
|
|
1175
|
+
"displayName": "2",
|
|
1176
|
+
"x": 11.375,
|
|
1177
|
+
"y": 2.75
|
|
1178
|
+
}
|
|
1179
|
+
]
|
|
1180
|
+
},
|
|
1181
|
+
{
|
|
1182
|
+
"chipId": "schematic_component_32",
|
|
1183
|
+
"center": {
|
|
1184
|
+
"x": 10.75,
|
|
1185
|
+
"y": 1.85
|
|
1186
|
+
},
|
|
1187
|
+
"width": 1.25,
|
|
1188
|
+
"height": 0.25,
|
|
1189
|
+
"pins": [
|
|
1190
|
+
{
|
|
1191
|
+
"pinId": "schematic_port_127",
|
|
1192
|
+
"displayName": "1",
|
|
1193
|
+
"x": 10.125,
|
|
1194
|
+
"y": 1.85
|
|
1195
|
+
},
|
|
1196
|
+
{
|
|
1197
|
+
"pinId": "schematic_port_128",
|
|
1198
|
+
"displayName": "2",
|
|
1199
|
+
"x": 11.375,
|
|
1200
|
+
"y": 1.85
|
|
1201
|
+
}
|
|
1202
|
+
]
|
|
1203
|
+
},
|
|
1204
|
+
{
|
|
1205
|
+
"chipId": "schematic_component_33",
|
|
1206
|
+
"center": {
|
|
1207
|
+
"x": 8.5125,
|
|
1208
|
+
"y": -0.25000000000000006
|
|
1209
|
+
},
|
|
1210
|
+
"width": 0.9249999999999989,
|
|
1211
|
+
"height": 0.7600000000000001,
|
|
1212
|
+
"pins": [
|
|
1213
|
+
{
|
|
1214
|
+
"pinId": "schematic_port_129",
|
|
1215
|
+
"displayName": "anode",
|
|
1216
|
+
"x": 8.5,
|
|
1217
|
+
"y": 0.13,
|
|
1218
|
+
"_facingDirection": "y+"
|
|
1219
|
+
},
|
|
1220
|
+
{
|
|
1221
|
+
"pinId": "schematic_port_130",
|
|
1222
|
+
"displayName": "cathode",
|
|
1223
|
+
"x": 8.5,
|
|
1224
|
+
"y": -0.6300000000000001,
|
|
1225
|
+
"_facingDirection": "y-"
|
|
1226
|
+
}
|
|
1227
|
+
]
|
|
1228
|
+
},
|
|
1229
|
+
{
|
|
1230
|
+
"chipId": "schematic_component_34",
|
|
1231
|
+
"center": {
|
|
1232
|
+
"x": 9.9,
|
|
1233
|
+
"y": -0.7
|
|
1234
|
+
},
|
|
1235
|
+
"width": 0.8399999999999999,
|
|
1236
|
+
"height": 1.1,
|
|
1237
|
+
"pins": [
|
|
1238
|
+
{
|
|
1239
|
+
"pinId": "schematic_port_131",
|
|
1240
|
+
"displayName": "drain",
|
|
1241
|
+
"x": 10.200000000000001,
|
|
1242
|
+
"y": -0.1499999999999999,
|
|
1243
|
+
"_facingDirection": "y+"
|
|
1244
|
+
},
|
|
1245
|
+
{
|
|
1246
|
+
"pinId": "schematic_port_132",
|
|
1247
|
+
"displayName": "source",
|
|
1248
|
+
"x": 10.21,
|
|
1249
|
+
"y": -1.25,
|
|
1250
|
+
"_facingDirection": "y-"
|
|
1251
|
+
},
|
|
1252
|
+
{
|
|
1253
|
+
"pinId": "schematic_port_133",
|
|
1254
|
+
"displayName": "gate",
|
|
1255
|
+
"x": 9.48,
|
|
1256
|
+
"y": -0.7999999999999999,
|
|
1257
|
+
"_facingDirection": "x-"
|
|
1258
|
+
},
|
|
1259
|
+
{
|
|
1260
|
+
"pinId": "schematic_port_134",
|
|
1261
|
+
"displayName": "pin2_internal_1",
|
|
1262
|
+
"x": 10.21,
|
|
1263
|
+
"y": -1.25,
|
|
1264
|
+
"_facingDirection": "y-"
|
|
1265
|
+
},
|
|
1266
|
+
{
|
|
1267
|
+
"pinId": "schematic_port_135",
|
|
1268
|
+
"displayName": "pin2_internal_2",
|
|
1269
|
+
"x": 10.21,
|
|
1270
|
+
"y": -1.25,
|
|
1271
|
+
"_facingDirection": "y-"
|
|
1272
|
+
}
|
|
1273
|
+
]
|
|
1274
|
+
},
|
|
1275
|
+
{
|
|
1276
|
+
"chipId": "schematic_component_35",
|
|
1277
|
+
"center": {
|
|
1278
|
+
"x": 9.9,
|
|
1279
|
+
"y": -2.55
|
|
1280
|
+
},
|
|
1281
|
+
"width": 0.8399999999999999,
|
|
1282
|
+
"height": 1.1,
|
|
1283
|
+
"pins": [
|
|
1284
|
+
{
|
|
1285
|
+
"pinId": "schematic_port_136",
|
|
1286
|
+
"displayName": "drain",
|
|
1287
|
+
"x": 10.200000000000001,
|
|
1288
|
+
"y": -1.9999999999999998
|
|
1289
|
+
},
|
|
1290
|
+
{
|
|
1291
|
+
"pinId": "schematic_port_137",
|
|
1292
|
+
"displayName": "source",
|
|
1293
|
+
"x": 10.21,
|
|
1294
|
+
"y": -3.0999999999999996
|
|
1295
|
+
},
|
|
1296
|
+
{
|
|
1297
|
+
"pinId": "schematic_port_138",
|
|
1298
|
+
"displayName": "gate",
|
|
1299
|
+
"x": 9.48,
|
|
1300
|
+
"y": -2.65
|
|
1301
|
+
},
|
|
1302
|
+
{
|
|
1303
|
+
"pinId": "schematic_port_139",
|
|
1304
|
+
"displayName": "pin2_internal_1",
|
|
1305
|
+
"x": 10.21,
|
|
1306
|
+
"y": -3.0999999999999996
|
|
1307
|
+
},
|
|
1308
|
+
{
|
|
1309
|
+
"pinId": "schematic_port_140",
|
|
1310
|
+
"displayName": "pin2_internal_2",
|
|
1311
|
+
"x": 10.21,
|
|
1312
|
+
"y": -3.0999999999999996
|
|
1313
|
+
}
|
|
1314
|
+
]
|
|
1315
|
+
},
|
|
1316
|
+
{
|
|
1317
|
+
"chipId": "schematic_component_36",
|
|
1318
|
+
"center": {
|
|
1319
|
+
"x": 10.445,
|
|
1320
|
+
"y": -5.3
|
|
1321
|
+
},
|
|
1322
|
+
"width": 1.0899999999999999,
|
|
1323
|
+
"height": 0.5999999999999996,
|
|
1324
|
+
"pins": [
|
|
1325
|
+
{
|
|
1326
|
+
"pinId": "schematic_port_141",
|
|
1327
|
+
"displayName": "anode",
|
|
1328
|
+
"x": 10.35,
|
|
1329
|
+
"y": -5,
|
|
1330
|
+
"_facingDirection": "y+"
|
|
1331
|
+
},
|
|
1332
|
+
{
|
|
1333
|
+
"pinId": "schematic_port_142",
|
|
1334
|
+
"displayName": "cathode",
|
|
1335
|
+
"x": 10.35,
|
|
1336
|
+
"y": -5.6,
|
|
1337
|
+
"_facingDirection": "y-"
|
|
1338
|
+
}
|
|
1339
|
+
]
|
|
1340
|
+
},
|
|
1341
|
+
{
|
|
1342
|
+
"chipId": "schematic_component_37",
|
|
1343
|
+
"center": {
|
|
1344
|
+
"x": 8.7,
|
|
1345
|
+
"y": -4.85
|
|
1346
|
+
},
|
|
1347
|
+
"width": 1.25,
|
|
1348
|
+
"height": 0.25,
|
|
1349
|
+
"pins": [
|
|
1350
|
+
{
|
|
1351
|
+
"pinId": "schematic_port_143",
|
|
1352
|
+
"displayName": "1",
|
|
1353
|
+
"x": 8.075,
|
|
1354
|
+
"y": -4.85
|
|
1355
|
+
},
|
|
1356
|
+
{
|
|
1357
|
+
"pinId": "schematic_port_144",
|
|
1358
|
+
"displayName": "2",
|
|
1359
|
+
"x": 9.325,
|
|
1360
|
+
"y": -4.85
|
|
1361
|
+
}
|
|
1362
|
+
]
|
|
1363
|
+
},
|
|
1364
|
+
{
|
|
1365
|
+
"chipId": "schematic_component_38",
|
|
1366
|
+
"center": {
|
|
1367
|
+
"x": 8.7,
|
|
1368
|
+
"y": -5.75
|
|
1369
|
+
},
|
|
1370
|
+
"width": 1.25,
|
|
1371
|
+
"height": 0.25,
|
|
1372
|
+
"pins": [
|
|
1373
|
+
{
|
|
1374
|
+
"pinId": "schematic_port_145",
|
|
1375
|
+
"displayName": "1",
|
|
1376
|
+
"x": 8.075,
|
|
1377
|
+
"y": -5.75
|
|
1378
|
+
},
|
|
1379
|
+
{
|
|
1380
|
+
"pinId": "schematic_port_146",
|
|
1381
|
+
"displayName": "2",
|
|
1382
|
+
"x": 9.325,
|
|
1383
|
+
"y": -5.75
|
|
1384
|
+
}
|
|
1385
|
+
]
|
|
1386
|
+
},
|
|
1387
|
+
{
|
|
1388
|
+
"chipId": "schematic_component_39",
|
|
1389
|
+
"center": {
|
|
1390
|
+
"x": 15.5,
|
|
1391
|
+
"y": -1.85
|
|
1392
|
+
},
|
|
1393
|
+
"width": 1.3000000000000007,
|
|
1394
|
+
"height": 1.3999999999999997,
|
|
1395
|
+
"pins": [
|
|
1396
|
+
{
|
|
1397
|
+
"pinId": "schematic_port_147",
|
|
1398
|
+
"displayName": "1",
|
|
1399
|
+
"x": 14.85,
|
|
1400
|
+
"y": -1.35
|
|
1401
|
+
},
|
|
1402
|
+
{
|
|
1403
|
+
"pinId": "schematic_port_148",
|
|
1404
|
+
"displayName": "2",
|
|
1405
|
+
"x": 14.85,
|
|
1406
|
+
"y": -1.55
|
|
1407
|
+
},
|
|
1408
|
+
{
|
|
1409
|
+
"pinId": "schematic_port_149",
|
|
1410
|
+
"displayName": "3",
|
|
1411
|
+
"x": 14.85,
|
|
1412
|
+
"y": -1.75
|
|
1413
|
+
},
|
|
1414
|
+
{
|
|
1415
|
+
"pinId": "schematic_port_150",
|
|
1416
|
+
"displayName": "4",
|
|
1417
|
+
"x": 14.85,
|
|
1418
|
+
"y": -1.9500000000000002
|
|
1419
|
+
},
|
|
1420
|
+
{
|
|
1421
|
+
"pinId": "schematic_port_151",
|
|
1422
|
+
"displayName": "5",
|
|
1423
|
+
"x": 14.85,
|
|
1424
|
+
"y": -2.1500000000000004
|
|
1425
|
+
},
|
|
1426
|
+
{
|
|
1427
|
+
"pinId": "schematic_port_152",
|
|
1428
|
+
"displayName": "6",
|
|
1429
|
+
"x": 14.85,
|
|
1430
|
+
"y": -2.35
|
|
1431
|
+
}
|
|
1432
|
+
]
|
|
1433
|
+
}
|
|
1434
|
+
],
|
|
1435
|
+
"directConnections": [
|
|
1436
|
+
{
|
|
1437
|
+
"netId": ".U1 > .AVDD to .C14 > .pin1",
|
|
1438
|
+
"anchoredNetLabelWidth": 0.6,
|
|
1439
|
+
"allowInlineNetLabel": true,
|
|
1440
|
+
"inlineNetLabelHeight": 0.12,
|
|
1441
|
+
"inlineNetLabelWidth": 0.4,
|
|
1442
|
+
"pinIds": [
|
|
1443
|
+
"schematic_port_14",
|
|
1444
|
+
"schematic_port_49"
|
|
1445
|
+
]
|
|
1446
|
+
},
|
|
1447
|
+
{
|
|
1448
|
+
"netId": ".U1 > .DVDD to .C16 > .pin1",
|
|
1449
|
+
"anchoredNetLabelWidth": 0.6,
|
|
1450
|
+
"allowInlineNetLabel": true,
|
|
1451
|
+
"inlineNetLabelHeight": 0.12,
|
|
1452
|
+
"inlineNetLabelWidth": 0.4,
|
|
1453
|
+
"pinIds": [
|
|
1454
|
+
"schematic_port_45",
|
|
1455
|
+
"schematic_port_51"
|
|
1456
|
+
]
|
|
1457
|
+
},
|
|
1458
|
+
{
|
|
1459
|
+
"netId": ".U1 > .PVDD to .C17 > .pin1",
|
|
1460
|
+
"pinIds": [
|
|
1461
|
+
"schematic_port_40",
|
|
1462
|
+
"schematic_port_53"
|
|
1463
|
+
]
|
|
1464
|
+
},
|
|
1465
|
+
{
|
|
1466
|
+
"netId": ".C14 > .pin2 to .C16 > .pin2",
|
|
1467
|
+
"pinIds": [
|
|
1468
|
+
"schematic_port_50",
|
|
1469
|
+
"schematic_port_52"
|
|
1470
|
+
]
|
|
1471
|
+
},
|
|
1472
|
+
{
|
|
1473
|
+
"netId": ".C16 > .pin2 to .C17 > .pin2",
|
|
1474
|
+
"pinIds": [
|
|
1475
|
+
"schematic_port_52",
|
|
1476
|
+
"schematic_port_54"
|
|
1477
|
+
]
|
|
1478
|
+
},
|
|
1479
|
+
{
|
|
1480
|
+
"netId": ".U1 > .CP1H to .C13 > .pin1",
|
|
1481
|
+
"pinIds": [
|
|
1482
|
+
"schematic_port_42",
|
|
1483
|
+
"schematic_port_55"
|
|
1484
|
+
]
|
|
1485
|
+
},
|
|
1486
|
+
{
|
|
1487
|
+
"netId": ".U1 > .CP1L to .C13 > .pin2",
|
|
1488
|
+
"pinIds": [
|
|
1489
|
+
"schematic_port_41",
|
|
1490
|
+
"schematic_port_56"
|
|
1491
|
+
]
|
|
1492
|
+
},
|
|
1493
|
+
{
|
|
1494
|
+
"netId": ".U1 > .CP2H to .C15 > .pin1",
|
|
1495
|
+
"pinIds": [
|
|
1496
|
+
"schematic_port_38",
|
|
1497
|
+
"schematic_port_57"
|
|
1498
|
+
]
|
|
1499
|
+
},
|
|
1500
|
+
{
|
|
1501
|
+
"netId": ".U1 > .CP2L to .C15 > .pin2",
|
|
1502
|
+
"pinIds": [
|
|
1503
|
+
"schematic_port_39",
|
|
1504
|
+
"schematic_port_58"
|
|
1505
|
+
]
|
|
1506
|
+
},
|
|
1507
|
+
{
|
|
1508
|
+
"netId": ".U1 > .VREG to .C18 > .pin1",
|
|
1509
|
+
"pinIds": [
|
|
1510
|
+
"schematic_port_47",
|
|
1511
|
+
"schematic_port_63"
|
|
1512
|
+
]
|
|
1513
|
+
},
|
|
1514
|
+
{
|
|
1515
|
+
"netId": ".U1 > .VDRAIN to .R8 > .pin1",
|
|
1516
|
+
"pinIds": [
|
|
1517
|
+
"schematic_port_43",
|
|
1518
|
+
"schematic_port_61"
|
|
1519
|
+
]
|
|
1520
|
+
},
|
|
1521
|
+
{
|
|
1522
|
+
"netId": ".U1 > .SO1 to .R14 > .pin2",
|
|
1523
|
+
"pinIds": [
|
|
1524
|
+
"schematic_port_15",
|
|
1525
|
+
"schematic_port_66"
|
|
1526
|
+
]
|
|
1527
|
+
},
|
|
1528
|
+
{
|
|
1529
|
+
"netId": ".U1 > .SO2 to .R15 > .pin2",
|
|
1530
|
+
"pinIds": [
|
|
1531
|
+
"schematic_port_16",
|
|
1532
|
+
"schematic_port_68"
|
|
1533
|
+
]
|
|
1534
|
+
},
|
|
1535
|
+
{
|
|
1536
|
+
"netId": ".U1 > .SO3 to .R16 > .pin2",
|
|
1537
|
+
"pinIds": [
|
|
1538
|
+
"schematic_port_17",
|
|
1539
|
+
"schematic_port_70"
|
|
1540
|
+
]
|
|
1541
|
+
},
|
|
1542
|
+
{
|
|
1543
|
+
"netId": ".R14 > .pin1 to .C22 > .pin1",
|
|
1544
|
+
"pinIds": [
|
|
1545
|
+
"schematic_port_65",
|
|
1546
|
+
"schematic_port_71"
|
|
1547
|
+
]
|
|
1548
|
+
},
|
|
1549
|
+
{
|
|
1550
|
+
"netId": ".R15 > .pin1 to .C23 > .pin1",
|
|
1551
|
+
"pinIds": [
|
|
1552
|
+
"schematic_port_67",
|
|
1553
|
+
"schematic_port_73"
|
|
1554
|
+
]
|
|
1555
|
+
},
|
|
1556
|
+
{
|
|
1557
|
+
"netId": ".R16 > .pin1 to .C24 > .pin1",
|
|
1558
|
+
"pinIds": [
|
|
1559
|
+
"schematic_port_69",
|
|
1560
|
+
"schematic_port_75"
|
|
1561
|
+
]
|
|
1562
|
+
},
|
|
1563
|
+
{
|
|
1564
|
+
"netId": ".C22 > .pin2 to .C23 > .pin2",
|
|
1565
|
+
"pinIds": [
|
|
1566
|
+
"schematic_port_72",
|
|
1567
|
+
"schematic_port_74"
|
|
1568
|
+
]
|
|
1569
|
+
},
|
|
1570
|
+
{
|
|
1571
|
+
"netId": ".C23 > .pin2 to .C24 > .pin2",
|
|
1572
|
+
"pinIds": [
|
|
1573
|
+
"schematic_port_74",
|
|
1574
|
+
"schematic_port_76"
|
|
1575
|
+
]
|
|
1576
|
+
},
|
|
1577
|
+
{
|
|
1578
|
+
"netId": ".C24 > .pin2 to .C26 > .pin2",
|
|
1579
|
+
"pinIds": [
|
|
1580
|
+
"schematic_port_76",
|
|
1581
|
+
"schematic_port_84"
|
|
1582
|
+
]
|
|
1583
|
+
},
|
|
1584
|
+
{
|
|
1585
|
+
"netId": ".U1 > .VCP_LSD to .C26 > .pin1",
|
|
1586
|
+
"pinIds": [
|
|
1587
|
+
"schematic_port_36",
|
|
1588
|
+
"schematic_port_83"
|
|
1589
|
+
]
|
|
1590
|
+
},
|
|
1591
|
+
{
|
|
1592
|
+
"netId": ".U1 > .SN1 to .C20 > .pin1",
|
|
1593
|
+
"pinIds": [
|
|
1594
|
+
"schematic_port_22",
|
|
1595
|
+
"schematic_port_87"
|
|
1596
|
+
]
|
|
1597
|
+
},
|
|
1598
|
+
{
|
|
1599
|
+
"netId": ".U1 > .SP1 to .C20 > .pin2",
|
|
1600
|
+
"pinIds": [
|
|
1601
|
+
"schematic_port_23",
|
|
1602
|
+
"schematic_port_88"
|
|
1603
|
+
]
|
|
1604
|
+
},
|
|
1605
|
+
{
|
|
1606
|
+
"netId": ".U1 > .SN2 to .C21 > .pin1",
|
|
1607
|
+
"pinIds": [
|
|
1608
|
+
"schematic_port_20",
|
|
1609
|
+
"schematic_port_89"
|
|
1610
|
+
]
|
|
1611
|
+
},
|
|
1612
|
+
{
|
|
1613
|
+
"netId": ".U1 > .SP2 to .C21 > .pin2",
|
|
1614
|
+
"pinIds": [
|
|
1615
|
+
"schematic_port_21",
|
|
1616
|
+
"schematic_port_90"
|
|
1617
|
+
]
|
|
1618
|
+
},
|
|
1619
|
+
{
|
|
1620
|
+
"netId": ".U1 > .SN3 to .C25 > .pin1",
|
|
1621
|
+
"pinIds": [
|
|
1622
|
+
"schematic_port_18",
|
|
1623
|
+
"schematic_port_91"
|
|
1624
|
+
]
|
|
1625
|
+
},
|
|
1626
|
+
{
|
|
1627
|
+
"netId": ".U1 > .SP3 to .C25 > .pin2",
|
|
1628
|
+
"pinIds": [
|
|
1629
|
+
"schematic_port_19",
|
|
1630
|
+
"schematic_port_92"
|
|
1631
|
+
]
|
|
1632
|
+
},
|
|
1633
|
+
{
|
|
1634
|
+
"netId": ".U1 > .GND3 to .U1 > .GND2",
|
|
1635
|
+
"pinIds": [
|
|
1636
|
+
"schematic_port_13",
|
|
1637
|
+
"schematic_port_44"
|
|
1638
|
+
]
|
|
1639
|
+
},
|
|
1640
|
+
{
|
|
1641
|
+
"netId": ".U1 > .GND2 to .U1 > .GND1",
|
|
1642
|
+
"pinIds": [
|
|
1643
|
+
"schematic_port_44",
|
|
1644
|
+
"schematic_port_48"
|
|
1645
|
+
]
|
|
1646
|
+
},
|
|
1647
|
+
{
|
|
1648
|
+
"netId": ".Q2 > .source to .Q4 > .drain",
|
|
1649
|
+
"pinIds": [
|
|
1650
|
+
"schematic_port_96",
|
|
1651
|
+
"schematic_port_100"
|
|
1652
|
+
]
|
|
1653
|
+
},
|
|
1654
|
+
{
|
|
1655
|
+
"netId": ".Q4 > .source to .R6 > .pin1",
|
|
1656
|
+
"pinIds": [
|
|
1657
|
+
"schematic_port_101",
|
|
1658
|
+
"schematic_port_105"
|
|
1659
|
+
]
|
|
1660
|
+
},
|
|
1661
|
+
{
|
|
1662
|
+
"netId": ".Q6 > .source to .Q7 > .drain",
|
|
1663
|
+
"pinIds": [
|
|
1664
|
+
"schematic_port_114",
|
|
1665
|
+
"schematic_port_118"
|
|
1666
|
+
]
|
|
1667
|
+
},
|
|
1668
|
+
{
|
|
1669
|
+
"netId": ".Q7 > .source to .R9 > .pin1",
|
|
1670
|
+
"pinIds": [
|
|
1671
|
+
"schematic_port_119",
|
|
1672
|
+
"schematic_port_123"
|
|
1673
|
+
]
|
|
1674
|
+
},
|
|
1675
|
+
{
|
|
1676
|
+
"netId": ".Q8 > .source to .Q9 > .drain",
|
|
1677
|
+
"pinIds": [
|
|
1678
|
+
"schematic_port_132",
|
|
1679
|
+
"schematic_port_136"
|
|
1680
|
+
]
|
|
1681
|
+
},
|
|
1682
|
+
{
|
|
1683
|
+
"netId": ".Q9 > .source to .R17 > .pin1",
|
|
1684
|
+
"pinIds": [
|
|
1685
|
+
"schematic_port_137",
|
|
1686
|
+
"schematic_port_141"
|
|
1687
|
+
]
|
|
1688
|
+
}
|
|
1689
|
+
],
|
|
1690
|
+
"netConnections": [
|
|
1691
|
+
{
|
|
1692
|
+
"netId": "EN_GATE",
|
|
1693
|
+
"netLabelWidth": 0.96,
|
|
1694
|
+
"anchoredNetLabelWidth": 0.96,
|
|
1695
|
+
"allowInlineNetLabel": true,
|
|
1696
|
+
"inlineNetLabelHeight": 0.12,
|
|
1697
|
+
"inlineNetLabelWidth": 0.64,
|
|
1698
|
+
"pinIds": [
|
|
1699
|
+
"schematic_port_0"
|
|
1700
|
+
]
|
|
1701
|
+
},
|
|
1702
|
+
{
|
|
1703
|
+
"netId": "AH",
|
|
1704
|
+
"netLabelWidth": 0.36,
|
|
1705
|
+
"anchoredNetLabelWidth": 0.36,
|
|
1706
|
+
"allowInlineNetLabel": true,
|
|
1707
|
+
"inlineNetLabelHeight": 0.12,
|
|
1708
|
+
"inlineNetLabelWidth": 0.24,
|
|
1709
|
+
"pinIds": [
|
|
1710
|
+
"schematic_port_1"
|
|
1711
|
+
]
|
|
1712
|
+
},
|
|
1713
|
+
{
|
|
1714
|
+
"netId": "AL",
|
|
1715
|
+
"netLabelWidth": 0.36,
|
|
1716
|
+
"anchoredNetLabelWidth": 0.36,
|
|
1717
|
+
"allowInlineNetLabel": true,
|
|
1718
|
+
"inlineNetLabelHeight": 0.12,
|
|
1719
|
+
"inlineNetLabelWidth": 0.24,
|
|
1720
|
+
"pinIds": [
|
|
1721
|
+
"schematic_port_2"
|
|
1722
|
+
]
|
|
1723
|
+
},
|
|
1724
|
+
{
|
|
1725
|
+
"netId": "BH",
|
|
1726
|
+
"netLabelWidth": 0.36,
|
|
1727
|
+
"anchoredNetLabelWidth": 0.36,
|
|
1728
|
+
"allowInlineNetLabel": true,
|
|
1729
|
+
"inlineNetLabelHeight": 0.12,
|
|
1730
|
+
"inlineNetLabelWidth": 0.24,
|
|
1731
|
+
"pinIds": [
|
|
1732
|
+
"schematic_port_3"
|
|
1733
|
+
]
|
|
1734
|
+
},
|
|
1735
|
+
{
|
|
1736
|
+
"netId": "BL",
|
|
1737
|
+
"netLabelWidth": 0.36,
|
|
1738
|
+
"anchoredNetLabelWidth": 0.36,
|
|
1739
|
+
"allowInlineNetLabel": true,
|
|
1740
|
+
"inlineNetLabelHeight": 0.12,
|
|
1741
|
+
"inlineNetLabelWidth": 0.24,
|
|
1742
|
+
"pinIds": [
|
|
1743
|
+
"schematic_port_4"
|
|
1744
|
+
]
|
|
1745
|
+
},
|
|
1746
|
+
{
|
|
1747
|
+
"netId": "CH",
|
|
1748
|
+
"netLabelWidth": 0.36,
|
|
1749
|
+
"anchoredNetLabelWidth": 0.36,
|
|
1750
|
+
"allowInlineNetLabel": true,
|
|
1751
|
+
"inlineNetLabelHeight": 0.12,
|
|
1752
|
+
"inlineNetLabelWidth": 0.24,
|
|
1753
|
+
"pinIds": [
|
|
1754
|
+
"schematic_port_5"
|
|
1755
|
+
]
|
|
1756
|
+
},
|
|
1757
|
+
{
|
|
1758
|
+
"netId": "CL",
|
|
1759
|
+
"netLabelWidth": 0.36,
|
|
1760
|
+
"anchoredNetLabelWidth": 0.36,
|
|
1761
|
+
"allowInlineNetLabel": true,
|
|
1762
|
+
"inlineNetLabelHeight": 0.12,
|
|
1763
|
+
"inlineNetLabelWidth": 0.24,
|
|
1764
|
+
"pinIds": [
|
|
1765
|
+
"schematic_port_6"
|
|
1766
|
+
]
|
|
1767
|
+
},
|
|
1768
|
+
{
|
|
1769
|
+
"netId": "nFAULT",
|
|
1770
|
+
"netLabelWidth": 0.84,
|
|
1771
|
+
"anchoredNetLabelWidth": 0.84,
|
|
1772
|
+
"allowInlineNetLabel": true,
|
|
1773
|
+
"inlineNetLabelHeight": 0.12,
|
|
1774
|
+
"inlineNetLabelWidth": 0.56,
|
|
1775
|
+
"pinIds": [
|
|
1776
|
+
"schematic_port_7"
|
|
1777
|
+
]
|
|
1778
|
+
},
|
|
1779
|
+
{
|
|
1780
|
+
"netId": "nCS",
|
|
1781
|
+
"netLabelWidth": 0.48,
|
|
1782
|
+
"anchoredNetLabelWidth": 0.48,
|
|
1783
|
+
"allowInlineNetLabel": true,
|
|
1784
|
+
"inlineNetLabelHeight": 0.12,
|
|
1785
|
+
"inlineNetLabelWidth": 0.32,
|
|
1786
|
+
"pinIds": [
|
|
1787
|
+
"schematic_port_8"
|
|
1788
|
+
]
|
|
1789
|
+
},
|
|
1790
|
+
{
|
|
1791
|
+
"netId": "BACK",
|
|
1792
|
+
"netLabelWidth": 0.6,
|
|
1793
|
+
"anchoredNetLabelWidth": 0.6,
|
|
1794
|
+
"allowInlineNetLabel": true,
|
|
1795
|
+
"inlineNetLabelHeight": 0.12,
|
|
1796
|
+
"inlineNetLabelWidth": 0.4,
|
|
1797
|
+
"pinIds": [
|
|
1798
|
+
"schematic_port_9"
|
|
1799
|
+
]
|
|
1800
|
+
},
|
|
1801
|
+
{
|
|
1802
|
+
"netId": "FWD",
|
|
1803
|
+
"netLabelWidth": 0.48,
|
|
1804
|
+
"anchoredNetLabelWidth": 0.48,
|
|
1805
|
+
"allowInlineNetLabel": true,
|
|
1806
|
+
"inlineNetLabelHeight": 0.12,
|
|
1807
|
+
"inlineNetLabelWidth": 0.32,
|
|
1808
|
+
"pinIds": [
|
|
1809
|
+
"schematic_port_10"
|
|
1810
|
+
]
|
|
1811
|
+
},
|
|
1812
|
+
{
|
|
1813
|
+
"netId": "TILT_P",
|
|
1814
|
+
"netLabelWidth": 0.84,
|
|
1815
|
+
"anchoredNetLabelWidth": 0.84,
|
|
1816
|
+
"allowInlineNetLabel": true,
|
|
1817
|
+
"inlineNetLabelHeight": 0.12,
|
|
1818
|
+
"inlineNetLabelWidth": 0.56,
|
|
1819
|
+
"pinIds": [
|
|
1820
|
+
"schematic_port_11"
|
|
1821
|
+
]
|
|
1822
|
+
},
|
|
1823
|
+
{
|
|
1824
|
+
"netId": "PWRGD",
|
|
1825
|
+
"netLabelWidth": 0.72,
|
|
1826
|
+
"anchoredNetLabelWidth": 0.72,
|
|
1827
|
+
"allowInlineNetLabel": true,
|
|
1828
|
+
"inlineNetLabelHeight": 0.12,
|
|
1829
|
+
"inlineNetLabelWidth": 0.48,
|
|
1830
|
+
"pinIds": [
|
|
1831
|
+
"schematic_port_12",
|
|
1832
|
+
"schematic_port_59"
|
|
1833
|
+
]
|
|
1834
|
+
},
|
|
1835
|
+
{
|
|
1836
|
+
"netId": "GND",
|
|
1837
|
+
"netLabelWidth": 0.42,
|
|
1838
|
+
"netLabelHeight": 0.48,
|
|
1839
|
+
"pinIds": [
|
|
1840
|
+
"schematic_port_13",
|
|
1841
|
+
"schematic_port_44",
|
|
1842
|
+
"schematic_port_48",
|
|
1843
|
+
"schematic_port_50",
|
|
1844
|
+
"schematic_port_52",
|
|
1845
|
+
"schematic_port_54",
|
|
1846
|
+
"schematic_port_64",
|
|
1847
|
+
"schematic_port_72",
|
|
1848
|
+
"schematic_port_74",
|
|
1849
|
+
"schematic_port_76",
|
|
1850
|
+
"schematic_port_84",
|
|
1851
|
+
"schematic_port_94",
|
|
1852
|
+
"schematic_port_106",
|
|
1853
|
+
"schematic_port_110",
|
|
1854
|
+
"schematic_port_112",
|
|
1855
|
+
"schematic_port_124",
|
|
1856
|
+
"schematic_port_128",
|
|
1857
|
+
"schematic_port_130",
|
|
1858
|
+
"schematic_port_142",
|
|
1859
|
+
"schematic_port_146"
|
|
1860
|
+
]
|
|
1861
|
+
},
|
|
1862
|
+
{
|
|
1863
|
+
"netId": "AVDD",
|
|
1864
|
+
"netLabelWidth": 0.6,
|
|
1865
|
+
"anchoredNetLabelWidth": 0.6,
|
|
1866
|
+
"allowInlineNetLabel": true,
|
|
1867
|
+
"inlineNetLabelHeight": 0.12,
|
|
1868
|
+
"inlineNetLabelWidth": 0.4,
|
|
1869
|
+
"pinIds": [
|
|
1870
|
+
"schematic_port_14",
|
|
1871
|
+
"schematic_port_49"
|
|
1872
|
+
]
|
|
1873
|
+
},
|
|
1874
|
+
{
|
|
1875
|
+
"netId": "S3_N",
|
|
1876
|
+
"netLabelWidth": 0.6,
|
|
1877
|
+
"pinIds": [
|
|
1878
|
+
"schematic_port_18",
|
|
1879
|
+
"schematic_port_91",
|
|
1880
|
+
"schematic_port_143"
|
|
1881
|
+
]
|
|
1882
|
+
},
|
|
1883
|
+
{
|
|
1884
|
+
"netId": "S3_P",
|
|
1885
|
+
"netLabelWidth": 0.6,
|
|
1886
|
+
"pinIds": [
|
|
1887
|
+
"schematic_port_19",
|
|
1888
|
+
"schematic_port_92",
|
|
1889
|
+
"schematic_port_145"
|
|
1890
|
+
]
|
|
1891
|
+
},
|
|
1892
|
+
{
|
|
1893
|
+
"netId": "S2_N",
|
|
1894
|
+
"netLabelWidth": 0.6,
|
|
1895
|
+
"pinIds": [
|
|
1896
|
+
"schematic_port_20",
|
|
1897
|
+
"schematic_port_89",
|
|
1898
|
+
"schematic_port_125"
|
|
1899
|
+
]
|
|
1900
|
+
},
|
|
1901
|
+
{
|
|
1902
|
+
"netId": "S2_P",
|
|
1903
|
+
"netLabelWidth": 0.6,
|
|
1904
|
+
"pinIds": [
|
|
1905
|
+
"schematic_port_21",
|
|
1906
|
+
"schematic_port_90",
|
|
1907
|
+
"schematic_port_127"
|
|
1908
|
+
]
|
|
1909
|
+
},
|
|
1910
|
+
{
|
|
1911
|
+
"netId": "S1_N",
|
|
1912
|
+
"netLabelWidth": 0.6,
|
|
1913
|
+
"pinIds": [
|
|
1914
|
+
"schematic_port_22",
|
|
1915
|
+
"schematic_port_87",
|
|
1916
|
+
"schematic_port_107"
|
|
1917
|
+
]
|
|
1918
|
+
},
|
|
1919
|
+
{
|
|
1920
|
+
"netId": "S1_P",
|
|
1921
|
+
"netLabelWidth": 0.6,
|
|
1922
|
+
"pinIds": [
|
|
1923
|
+
"schematic_port_23",
|
|
1924
|
+
"schematic_port_88",
|
|
1925
|
+
"schematic_port_109"
|
|
1926
|
+
]
|
|
1927
|
+
},
|
|
1928
|
+
{
|
|
1929
|
+
"netId": "GL_C",
|
|
1930
|
+
"netLabelWidth": 0.6,
|
|
1931
|
+
"anchoredNetLabelWidth": 0.6,
|
|
1932
|
+
"allowInlineNetLabel": true,
|
|
1933
|
+
"inlineNetLabelHeight": 0.12,
|
|
1934
|
+
"inlineNetLabelWidth": 0.4,
|
|
1935
|
+
"pinIds": [
|
|
1936
|
+
"schematic_port_24",
|
|
1937
|
+
"schematic_port_138"
|
|
1938
|
+
]
|
|
1939
|
+
},
|
|
1940
|
+
{
|
|
1941
|
+
"netId": "SL_C",
|
|
1942
|
+
"netLabelWidth": 0.6,
|
|
1943
|
+
"pinIds": [
|
|
1944
|
+
"schematic_port_25",
|
|
1945
|
+
"schematic_port_137",
|
|
1946
|
+
"schematic_port_141",
|
|
1947
|
+
"schematic_port_144"
|
|
1948
|
+
]
|
|
1949
|
+
},
|
|
1950
|
+
{
|
|
1951
|
+
"netId": "MOT_C",
|
|
1952
|
+
"netLabelWidth": 0.72,
|
|
1953
|
+
"pinIds": [
|
|
1954
|
+
"schematic_port_26",
|
|
1955
|
+
"schematic_port_132",
|
|
1956
|
+
"schematic_port_136",
|
|
1957
|
+
"schematic_port_147",
|
|
1958
|
+
"schematic_port_149"
|
|
1959
|
+
]
|
|
1960
|
+
},
|
|
1961
|
+
{
|
|
1962
|
+
"netId": "GH_C",
|
|
1963
|
+
"netLabelWidth": 0.6,
|
|
1964
|
+
"anchoredNetLabelWidth": 0.6,
|
|
1965
|
+
"allowInlineNetLabel": true,
|
|
1966
|
+
"inlineNetLabelHeight": 0.12,
|
|
1967
|
+
"inlineNetLabelWidth": 0.4,
|
|
1968
|
+
"pinIds": [
|
|
1969
|
+
"schematic_port_27",
|
|
1970
|
+
"schematic_port_133"
|
|
1971
|
+
]
|
|
1972
|
+
},
|
|
1973
|
+
{
|
|
1974
|
+
"netId": "GH_B",
|
|
1975
|
+
"netLabelWidth": 0.6,
|
|
1976
|
+
"anchoredNetLabelWidth": 0.6,
|
|
1977
|
+
"allowInlineNetLabel": true,
|
|
1978
|
+
"inlineNetLabelHeight": 0.12,
|
|
1979
|
+
"inlineNetLabelWidth": 0.4,
|
|
1980
|
+
"pinIds": [
|
|
1981
|
+
"schematic_port_28",
|
|
1982
|
+
"schematic_port_115"
|
|
1983
|
+
]
|
|
1984
|
+
},
|
|
1985
|
+
{
|
|
1986
|
+
"netId": "MOT_B",
|
|
1987
|
+
"netLabelWidth": 0.72,
|
|
1988
|
+
"pinIds": [
|
|
1989
|
+
"schematic_port_29",
|
|
1990
|
+
"schematic_port_114",
|
|
1991
|
+
"schematic_port_118",
|
|
1992
|
+
"schematic_port_148",
|
|
1993
|
+
"schematic_port_151"
|
|
1994
|
+
]
|
|
1995
|
+
},
|
|
1996
|
+
{
|
|
1997
|
+
"netId": "SL_B",
|
|
1998
|
+
"netLabelWidth": 0.6,
|
|
1999
|
+
"pinIds": [
|
|
2000
|
+
"schematic_port_30",
|
|
2001
|
+
"schematic_port_119",
|
|
2002
|
+
"schematic_port_123",
|
|
2003
|
+
"schematic_port_126"
|
|
2004
|
+
]
|
|
2005
|
+
},
|
|
2006
|
+
{
|
|
2007
|
+
"netId": "GL_B",
|
|
2008
|
+
"netLabelWidth": 0.6,
|
|
2009
|
+
"anchoredNetLabelWidth": 0.6,
|
|
2010
|
+
"allowInlineNetLabel": true,
|
|
2011
|
+
"inlineNetLabelHeight": 0.12,
|
|
2012
|
+
"inlineNetLabelWidth": 0.4,
|
|
2013
|
+
"pinIds": [
|
|
2014
|
+
"schematic_port_31",
|
|
2015
|
+
"schematic_port_120"
|
|
2016
|
+
]
|
|
2017
|
+
},
|
|
2018
|
+
{
|
|
2019
|
+
"netId": "GL_A",
|
|
2020
|
+
"netLabelWidth": 0.6,
|
|
2021
|
+
"anchoredNetLabelWidth": 0.6,
|
|
2022
|
+
"allowInlineNetLabel": true,
|
|
2023
|
+
"inlineNetLabelHeight": 0.12,
|
|
2024
|
+
"inlineNetLabelWidth": 0.4,
|
|
2025
|
+
"pinIds": [
|
|
2026
|
+
"schematic_port_32",
|
|
2027
|
+
"schematic_port_102"
|
|
2028
|
+
]
|
|
2029
|
+
},
|
|
2030
|
+
{
|
|
2031
|
+
"netId": "SL_A",
|
|
2032
|
+
"netLabelWidth": 0.6,
|
|
2033
|
+
"pinIds": [
|
|
2034
|
+
"schematic_port_33",
|
|
2035
|
+
"schematic_port_101",
|
|
2036
|
+
"schematic_port_105",
|
|
2037
|
+
"schematic_port_108"
|
|
2038
|
+
]
|
|
2039
|
+
},
|
|
2040
|
+
{
|
|
2041
|
+
"netId": "MOT_A",
|
|
2042
|
+
"netLabelWidth": 0.72,
|
|
2043
|
+
"pinIds": [
|
|
2044
|
+
"schematic_port_34",
|
|
2045
|
+
"schematic_port_96",
|
|
2046
|
+
"schematic_port_100",
|
|
2047
|
+
"schematic_port_150",
|
|
2048
|
+
"schematic_port_152"
|
|
2049
|
+
]
|
|
2050
|
+
},
|
|
2051
|
+
{
|
|
2052
|
+
"netId": "GH_A",
|
|
2053
|
+
"netLabelWidth": 0.6,
|
|
2054
|
+
"anchoredNetLabelWidth": 0.6,
|
|
2055
|
+
"allowInlineNetLabel": true,
|
|
2056
|
+
"inlineNetLabelHeight": 0.12,
|
|
2057
|
+
"inlineNetLabelWidth": 0.4,
|
|
2058
|
+
"pinIds": [
|
|
2059
|
+
"schematic_port_35",
|
|
2060
|
+
"schematic_port_97"
|
|
2061
|
+
]
|
|
2062
|
+
},
|
|
2063
|
+
{
|
|
2064
|
+
"netId": "VCPH",
|
|
2065
|
+
"netLabelWidth": 0.42,
|
|
2066
|
+
"netLabelHeight": 0.6,
|
|
2067
|
+
"pinIds": [
|
|
2068
|
+
"schematic_port_37",
|
|
2069
|
+
"schematic_port_86"
|
|
2070
|
+
]
|
|
2071
|
+
},
|
|
2072
|
+
{
|
|
2073
|
+
"netId": "PVDD",
|
|
2074
|
+
"netLabelWidth": 0.42,
|
|
2075
|
+
"netLabelHeight": 0.6,
|
|
2076
|
+
"pinIds": [
|
|
2077
|
+
"schematic_port_40",
|
|
2078
|
+
"schematic_port_53",
|
|
2079
|
+
"schematic_port_62",
|
|
2080
|
+
"schematic_port_85",
|
|
2081
|
+
"schematic_port_93",
|
|
2082
|
+
"schematic_port_95",
|
|
2083
|
+
"schematic_port_111",
|
|
2084
|
+
"schematic_port_113",
|
|
2085
|
+
"schematic_port_129",
|
|
2086
|
+
"schematic_port_131"
|
|
2087
|
+
]
|
|
2088
|
+
},
|
|
2089
|
+
{
|
|
2090
|
+
"netId": "DVDD",
|
|
2091
|
+
"netLabelWidth": 0.6,
|
|
2092
|
+
"anchoredNetLabelWidth": 0.6,
|
|
2093
|
+
"allowInlineNetLabel": true,
|
|
2094
|
+
"inlineNetLabelHeight": 0.12,
|
|
2095
|
+
"inlineNetLabelWidth": 0.4,
|
|
2096
|
+
"pinIds": [
|
|
2097
|
+
"schematic_port_45",
|
|
2098
|
+
"schematic_port_51"
|
|
2099
|
+
]
|
|
2100
|
+
},
|
|
2101
|
+
{
|
|
2102
|
+
"netId": "WAKE",
|
|
2103
|
+
"netLabelWidth": 0.6,
|
|
2104
|
+
"anchoredNetLabelWidth": 0.6,
|
|
2105
|
+
"allowInlineNetLabel": true,
|
|
2106
|
+
"inlineNetLabelHeight": 0.12,
|
|
2107
|
+
"inlineNetLabelWidth": 0.4,
|
|
2108
|
+
"pinIds": [
|
|
2109
|
+
"schematic_port_46"
|
|
2110
|
+
]
|
|
2111
|
+
},
|
|
2112
|
+
{
|
|
2113
|
+
"netId": "V3p3",
|
|
2114
|
+
"netLabelWidth": 0.42,
|
|
2115
|
+
"netLabelHeight": 0.6,
|
|
2116
|
+
"pinIds": [
|
|
2117
|
+
"schematic_port_47",
|
|
2118
|
+
"schematic_port_63",
|
|
2119
|
+
"schematic_port_79",
|
|
2120
|
+
"schematic_port_82"
|
|
2121
|
+
]
|
|
2122
|
+
},
|
|
2123
|
+
{
|
|
2124
|
+
"netId": "nRESET",
|
|
2125
|
+
"netLabelWidth": 0.84,
|
|
2126
|
+
"anchoredNetLabelWidth": 0.84,
|
|
2127
|
+
"allowInlineNetLabel": true,
|
|
2128
|
+
"inlineNetLabelHeight": 0.12,
|
|
2129
|
+
"inlineNetLabelWidth": 0.56,
|
|
2130
|
+
"pinIds": [
|
|
2131
|
+
"schematic_port_60"
|
|
2132
|
+
]
|
|
2133
|
+
},
|
|
2134
|
+
{
|
|
2135
|
+
"netId": "ISNS_A",
|
|
2136
|
+
"netLabelWidth": 0.84,
|
|
2137
|
+
"pinIds": [
|
|
2138
|
+
"schematic_port_65",
|
|
2139
|
+
"schematic_port_71",
|
|
2140
|
+
"schematic_port_78"
|
|
2141
|
+
]
|
|
2142
|
+
},
|
|
2143
|
+
{
|
|
2144
|
+
"netId": "ISNS_B",
|
|
2145
|
+
"netLabelWidth": 0.84,
|
|
2146
|
+
"pinIds": [
|
|
2147
|
+
"schematic_port_67",
|
|
2148
|
+
"schematic_port_73",
|
|
2149
|
+
"schematic_port_77"
|
|
2150
|
+
]
|
|
2151
|
+
},
|
|
2152
|
+
{
|
|
2153
|
+
"netId": "ISNS_C",
|
|
2154
|
+
"netLabelWidth": 0.84,
|
|
2155
|
+
"pinIds": [
|
|
2156
|
+
"schematic_port_69",
|
|
2157
|
+
"schematic_port_75",
|
|
2158
|
+
"schematic_port_81"
|
|
2159
|
+
]
|
|
2160
|
+
}
|
|
2161
|
+
],
|
|
2162
|
+
"textBoxes": [
|
|
2163
|
+
{
|
|
2164
|
+
"chipId": "schematic_component_0",
|
|
2165
|
+
"center": {
|
|
2166
|
+
"x": -0.3750000000000001,
|
|
2167
|
+
"y": -6.63
|
|
2168
|
+
},
|
|
2169
|
+
"width": 1.68,
|
|
2170
|
+
"height": 0.17999999999999972,
|
|
2171
|
+
"text": "DRV83053QPHPQ1"
|
|
2172
|
+
},
|
|
2173
|
+
{
|
|
2174
|
+
"chipId": "schematic_component_0",
|
|
2175
|
+
"center": {
|
|
2176
|
+
"x": -1.0950000000000002,
|
|
2177
|
+
"y": 6.615
|
|
2178
|
+
},
|
|
2179
|
+
"width": 0.3600000000000001,
|
|
2180
|
+
"height": 0.2499999999999991,
|
|
2181
|
+
"text": "U1"
|
|
2182
|
+
},
|
|
2183
|
+
{
|
|
2184
|
+
"chipId": "schematic_component_15",
|
|
2185
|
+
"center": {
|
|
2186
|
+
"x": -15.205000000000002,
|
|
2187
|
+
"y": -6.13
|
|
2188
|
+
},
|
|
2189
|
+
"width": 1.4399999999999995,
|
|
2190
|
+
"height": 0.17999999999999972,
|
|
2191
|
+
"text": "BAT54CDW-7-F"
|
|
2192
|
+
},
|
|
2193
|
+
{
|
|
2194
|
+
"chipId": "schematic_component_15",
|
|
2195
|
+
"center": {
|
|
2196
|
+
"x": -15.805,
|
|
2197
|
+
"y": -3.585
|
|
2198
|
+
},
|
|
2199
|
+
"width": 0.3600000000000012,
|
|
2200
|
+
"height": 0.24999999999999956,
|
|
2201
|
+
"text": "D4"
|
|
2202
|
+
},
|
|
2203
|
+
{
|
|
2204
|
+
"chipId": "schematic_component_25",
|
|
2205
|
+
"center": {
|
|
2206
|
+
"x": 12.955,
|
|
2207
|
+
"y": 10.34
|
|
2208
|
+
},
|
|
2209
|
+
"width": 0.4800000000000004,
|
|
2210
|
+
"height": 0.25,
|
|
2211
|
+
"text": "NT1"
|
|
2212
|
+
},
|
|
2213
|
+
{
|
|
2214
|
+
"chipId": "schematic_component_26",
|
|
2215
|
+
"center": {
|
|
2216
|
+
"x": 12.955,
|
|
2217
|
+
"y": 9.44
|
|
2218
|
+
},
|
|
2219
|
+
"width": 0.4800000000000004,
|
|
2220
|
+
"height": 0.25,
|
|
2221
|
+
"text": "NT2"
|
|
2222
|
+
},
|
|
2223
|
+
{
|
|
2224
|
+
"chipId": "schematic_component_31",
|
|
2225
|
+
"center": {
|
|
2226
|
+
"x": 10.705,
|
|
2227
|
+
"y": 2.99
|
|
2228
|
+
},
|
|
2229
|
+
"width": 0.4800000000000004,
|
|
2230
|
+
"height": 0.24999999999999956,
|
|
2231
|
+
"text": "NT3"
|
|
2232
|
+
},
|
|
2233
|
+
{
|
|
2234
|
+
"chipId": "schematic_component_32",
|
|
2235
|
+
"center": {
|
|
2236
|
+
"x": 10.705,
|
|
2237
|
+
"y": 2.09
|
|
2238
|
+
},
|
|
2239
|
+
"width": 0.4800000000000004,
|
|
2240
|
+
"height": 0.24999999999999978,
|
|
2241
|
+
"text": "NT4"
|
|
2242
|
+
},
|
|
2243
|
+
{
|
|
2244
|
+
"chipId": "schematic_component_37",
|
|
2245
|
+
"center": {
|
|
2246
|
+
"x": 8.655,
|
|
2247
|
+
"y": -4.609999999999999
|
|
2248
|
+
},
|
|
2249
|
+
"width": 0.4800000000000004,
|
|
2250
|
+
"height": 0.2499999999999991,
|
|
2251
|
+
"text": "NT5"
|
|
2252
|
+
},
|
|
2253
|
+
{
|
|
2254
|
+
"chipId": "schematic_component_38",
|
|
2255
|
+
"center": {
|
|
2256
|
+
"x": 8.655,
|
|
2257
|
+
"y": -5.51
|
|
2258
|
+
},
|
|
2259
|
+
"width": 0.4800000000000004,
|
|
2260
|
+
"height": 0.2499999999999991,
|
|
2261
|
+
"text": "NT6"
|
|
2262
|
+
},
|
|
2263
|
+
{
|
|
2264
|
+
"chipId": "schematic_component_39",
|
|
2265
|
+
"center": {
|
|
2266
|
+
"x": 15.67,
|
|
2267
|
+
"y": -2.6799999999999997
|
|
2268
|
+
},
|
|
2269
|
+
"width": 0.8399999999999999,
|
|
2270
|
+
"height": 0.17999999999999972,
|
|
2271
|
+
"text": "1729160"
|
|
2272
|
+
},
|
|
2273
|
+
{
|
|
2274
|
+
"chipId": "schematic_component_39",
|
|
2275
|
+
"center": {
|
|
2276
|
+
"x": 15.370000000000001,
|
|
2277
|
+
"y": -1.0350000000000001
|
|
2278
|
+
},
|
|
2279
|
+
"width": 0.3600000000000012,
|
|
2280
|
+
"height": 0.25,
|
|
2281
|
+
"text": "J5"
|
|
2282
|
+
}
|
|
2283
|
+
],
|
|
2284
|
+
"availableNetLabelOrientations": {
|
|
2285
|
+
"GND": [
|
|
2286
|
+
"y-"
|
|
2287
|
+
],
|
|
2288
|
+
"PVDD": [
|
|
2289
|
+
"y+"
|
|
2290
|
+
],
|
|
2291
|
+
"AVDD": [
|
|
2292
|
+
"x-",
|
|
2293
|
+
"x+"
|
|
2294
|
+
],
|
|
2295
|
+
"DVDD": [
|
|
2296
|
+
"x-",
|
|
2297
|
+
"x+"
|
|
2298
|
+
],
|
|
2299
|
+
"PWRGD": [
|
|
2300
|
+
"x-",
|
|
2301
|
+
"x+"
|
|
2302
|
+
],
|
|
2303
|
+
"nRESET": [
|
|
2304
|
+
"x-",
|
|
2305
|
+
"x+"
|
|
2306
|
+
],
|
|
2307
|
+
"V3p3": [
|
|
2308
|
+
"y+"
|
|
2309
|
+
],
|
|
2310
|
+
"ISNS_A": [
|
|
2311
|
+
"x-",
|
|
2312
|
+
"x+"
|
|
2313
|
+
],
|
|
2314
|
+
"ISNS_B": [
|
|
2315
|
+
"x-",
|
|
2316
|
+
"x+"
|
|
2317
|
+
],
|
|
2318
|
+
"ISNS_C": [
|
|
2319
|
+
"x-",
|
|
2320
|
+
"x+"
|
|
2321
|
+
],
|
|
2322
|
+
"VCPH": [
|
|
2323
|
+
"y+"
|
|
2324
|
+
],
|
|
2325
|
+
"S1_N": [
|
|
2326
|
+
"x-",
|
|
2327
|
+
"x+"
|
|
2328
|
+
],
|
|
2329
|
+
"S1_P": [
|
|
2330
|
+
"x-",
|
|
2331
|
+
"x+"
|
|
2332
|
+
],
|
|
2333
|
+
"S2_N": [
|
|
2334
|
+
"x-",
|
|
2335
|
+
"x+"
|
|
2336
|
+
],
|
|
2337
|
+
"S2_P": [
|
|
2338
|
+
"x-",
|
|
2339
|
+
"x+"
|
|
2340
|
+
],
|
|
2341
|
+
"S3_N": [
|
|
2342
|
+
"x-",
|
|
2343
|
+
"x+"
|
|
2344
|
+
],
|
|
2345
|
+
"S3_P": [
|
|
2346
|
+
"x-",
|
|
2347
|
+
"x+"
|
|
2348
|
+
],
|
|
2349
|
+
"nFAULT": [
|
|
2350
|
+
"x-",
|
|
2351
|
+
"x+"
|
|
2352
|
+
],
|
|
2353
|
+
"TILT_P": [
|
|
2354
|
+
"x-",
|
|
2355
|
+
"x+"
|
|
2356
|
+
],
|
|
2357
|
+
"BACK": [
|
|
2358
|
+
"x-",
|
|
2359
|
+
"x+"
|
|
2360
|
+
],
|
|
2361
|
+
"FWD": [
|
|
2362
|
+
"x-",
|
|
2363
|
+
"x+"
|
|
2364
|
+
],
|
|
2365
|
+
"nCS": [
|
|
2366
|
+
"x-",
|
|
2367
|
+
"x+"
|
|
2368
|
+
],
|
|
2369
|
+
"EN_GATE": [
|
|
2370
|
+
"x-",
|
|
2371
|
+
"x+"
|
|
2372
|
+
],
|
|
2373
|
+
"AH": [
|
|
2374
|
+
"x-",
|
|
2375
|
+
"x+"
|
|
2376
|
+
],
|
|
2377
|
+
"AL": [
|
|
2378
|
+
"x-",
|
|
2379
|
+
"x+"
|
|
2380
|
+
],
|
|
2381
|
+
"BH": [
|
|
2382
|
+
"x-",
|
|
2383
|
+
"x+"
|
|
2384
|
+
],
|
|
2385
|
+
"BL": [
|
|
2386
|
+
"x-",
|
|
2387
|
+
"x+"
|
|
2388
|
+
],
|
|
2389
|
+
"CH": [
|
|
2390
|
+
"x-",
|
|
2391
|
+
"x+"
|
|
2392
|
+
],
|
|
2393
|
+
"CL": [
|
|
2394
|
+
"x-",
|
|
2395
|
+
"x+"
|
|
2396
|
+
],
|
|
2397
|
+
"WAKE": [
|
|
2398
|
+
"x-",
|
|
2399
|
+
"x+"
|
|
2400
|
+
],
|
|
2401
|
+
"GH_A": [
|
|
2402
|
+
"x-",
|
|
2403
|
+
"x+"
|
|
2404
|
+
],
|
|
2405
|
+
"MOT_A": [
|
|
2406
|
+
"x-",
|
|
2407
|
+
"x+"
|
|
2408
|
+
],
|
|
2409
|
+
"GL_A": [
|
|
2410
|
+
"x-",
|
|
2411
|
+
"x+"
|
|
2412
|
+
],
|
|
2413
|
+
"SL_A": [
|
|
2414
|
+
"x-",
|
|
2415
|
+
"x+"
|
|
2416
|
+
],
|
|
2417
|
+
"GH_B": [
|
|
2418
|
+
"x-",
|
|
2419
|
+
"x+"
|
|
2420
|
+
],
|
|
2421
|
+
"SL_B": [
|
|
2422
|
+
"x-",
|
|
2423
|
+
"x+"
|
|
2424
|
+
],
|
|
2425
|
+
"GL_B": [
|
|
2426
|
+
"x-",
|
|
2427
|
+
"x+"
|
|
2428
|
+
],
|
|
2429
|
+
"MOT_B": [
|
|
2430
|
+
"x-",
|
|
2431
|
+
"x+"
|
|
2432
|
+
],
|
|
2433
|
+
"GH_C": [
|
|
2434
|
+
"x-",
|
|
2435
|
+
"x+"
|
|
2436
|
+
],
|
|
2437
|
+
"MOT_C": [
|
|
2438
|
+
"x-",
|
|
2439
|
+
"x+"
|
|
2440
|
+
],
|
|
2441
|
+
"GL_C": [
|
|
2442
|
+
"x-",
|
|
2443
|
+
"x+"
|
|
2444
|
+
],
|
|
2445
|
+
"SL_C": [
|
|
2446
|
+
"x-",
|
|
2447
|
+
"x+"
|
|
2448
|
+
]
|
|
2449
|
+
},
|
|
2450
|
+
"maxMspPairDistance": 4,
|
|
2451
|
+
"_hideRatsNet": false
|
|
2452
|
+
}
|