@tscircuit/schematic-trace-solver 0.0.157 → 0.0.158
This diff represents the content of publicly available package versions that have been released to one of the supported registries. The information contained in this diff is provided for informational purposes only and reflects changes between package versions as they appear in their respective public registries.
- package/dist/index.js +143 -55
- package/lib/solvers/SameNetJunctionAlignmentSolver/alignSameNetJunctions.ts +196 -67
- package/package.json +1 -1
- package/site/bug-reports/bug-report-20260826T072956Z.page.tsx +4 -0
- package/tests/bug-reports/bug-report-20260706T213649Z/__snapshots__/bug-report-20260706T213649Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260706T220324Z/__snapshots__/bug-report-20260706T220324Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260707T020342Z/__snapshots__/bug-report-20260707T020342Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260707T092615Z/__snapshots__/bug-report-20260707T092615Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260707T134549Z/__snapshots__/bug-report-20260707T134549Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260707T134722Z/__snapshots__/bug-report-20260707T134722Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260707T140410Z/__snapshots__/bug-report-20260707T140410Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260707T141025Z/__snapshots__/bug-report-20260707T141025Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260707T141421Z/__snapshots__/bug-report-20260707T141421Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260707T230831Z/__snapshots__/bug-report-20260707T230831Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260708T053736Z/__snapshots__/bug-report-20260708T053736Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260708T055430Z/__snapshots__/bug-report-20260708T055430Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260708T095725Z/__snapshots__/bug-report-20260708T095725Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260716T144856Z/__snapshots__/bug-report-20260716T144856Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260717T022934Z/__snapshots__/bug-report-20260717T022934Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260717T031704Z/__snapshots__/bug-report-20260717T031704Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260717T042845Z/__snapshots__/bug-report-20260717T042845Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260721T221026Z/__snapshots__/bug-report-20260721T221026Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260724T175257Z/__snapshots__/bug-report-20260724T175257Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260728T144234Z/__snapshots__/bug-report-20260728T144234Z.snap.svg +4 -4
- package/tests/bug-reports/bug-report-20260728T225606Z/__snapshots__/bug-report-20260728T225606Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260730T061837Z/__snapshots__/bug-report-20260730T061837Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260731T052229Z/__snapshots__/bug-report-20260731T052229Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260804T095800Z/__snapshots__/bug-report-20260804T095800Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260804T171919Z/__snapshots__/bug-report-20260804T171919Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260804T225912Z/__snapshots__/bug-report-20260804T225912Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260805T061316Z/__snapshots__/bug-report-20260805T061316Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260806T061548Z/__snapshots__/bug-report-20260806T061548Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260806T093501Z/__snapshots__/bug-report-20260806T093501Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260811T075142Z/__snapshots__/bug-report-20260811T075142Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260815T073240Z/__snapshots__/bug-report-20260815T073240Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260819T091818Z/__snapshots__/bug-report-20260819T091818Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260825T045913Z/__snapshots__/bug-report-20260825T045913Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260825T103621Z/__snapshots__/bug-report-20260825T103621Z.snap.svg +2 -2
- package/tests/bug-reports/bug-report-20260826T072956Z/__snapshots__/bug-report-20260826T072956Z.snap.svg +842 -0
- package/tests/bug-reports/bug-report-20260826T072956Z/bug-report-20260826T072956Z.json +2452 -0
- package/tests/bug-reports/bug-report-20260826T072956Z/bug-report-20260826T072956Z.test.ts +12 -0
- package/tests/examples/__snapshots__/example01.snap.svg +2 -2
- package/tests/examples/__snapshots__/example02.snap.svg +12 -12
- package/tests/examples/__snapshots__/example03.snap.svg +2 -2
- package/tests/examples/__snapshots__/example04.snap.svg +2 -2
- package/tests/examples/__snapshots__/example05.snap.svg +2 -2
- package/tests/examples/__snapshots__/example06.snap.svg +2 -2
- package/tests/examples/__snapshots__/example07.snap.svg +2 -2
- package/tests/examples/__snapshots__/example08.snap.svg +2 -2
- package/tests/examples/__snapshots__/example09.snap.svg +2 -2
- package/tests/examples/__snapshots__/example10.snap.svg +2 -2
- package/tests/examples/__snapshots__/example11.snap.svg +2 -2
- package/tests/examples/__snapshots__/example12.snap.svg +2 -2
- package/tests/examples/__snapshots__/example13.snap.svg +2 -2
- package/tests/examples/__snapshots__/example14.snap.svg +2 -2
- package/tests/examples/__snapshots__/example15.snap.svg +2 -2
- package/tests/examples/__snapshots__/example16.snap.svg +2 -2
- package/tests/examples/__snapshots__/example17.snap.svg +2 -2
- package/tests/examples/__snapshots__/example18.snap.svg +2 -2
- package/tests/examples/__snapshots__/example19.snap.svg +2 -2
- package/tests/examples/__snapshots__/example20.snap.svg +2 -2
- package/tests/examples/__snapshots__/example21.snap.svg +2 -2
- package/tests/examples/__snapshots__/example22.snap.svg +2 -2
- package/tests/examples/__snapshots__/example23.snap.svg +2 -2
- package/tests/examples/__snapshots__/example24.snap.svg +2 -2
- package/tests/examples/__snapshots__/example25.snap.svg +2 -2
- package/tests/examples/__snapshots__/example26.snap.svg +2 -2
- package/tests/examples/__snapshots__/example27.snap.svg +2 -2
- package/tests/examples/__snapshots__/example28.snap.svg +2 -2
- package/tests/examples/__snapshots__/example29.snap.svg +2 -2
- package/tests/examples/__snapshots__/example30.snap.svg +2 -2
- package/tests/examples/__snapshots__/example31.snap.svg +2 -2
- package/tests/examples/__snapshots__/example32.snap.svg +2 -2
- package/tests/examples/__snapshots__/example33.snap.svg +2 -2
- package/tests/examples/__snapshots__/example34.snap.svg +2 -2
- package/tests/examples/__snapshots__/example35.snap.svg +2 -2
- package/tests/examples/__snapshots__/example36.snap.svg +2 -2
- package/tests/examples/__snapshots__/example37.snap.svg +2 -2
- package/tests/examples/__snapshots__/example38.snap.svg +2 -2
- package/tests/examples/__snapshots__/example39.snap.svg +2 -2
- package/tests/examples/__snapshots__/example40.snap.svg +2 -2
- package/tests/examples/__snapshots__/example41.snap.svg +2 -2
- package/tests/examples/__snapshots__/example42.snap.svg +2 -2
- package/tests/examples/__snapshots__/example43.snap.svg +2 -2
- package/tests/examples/__snapshots__/example44.snap.svg +2 -2
- package/tests/examples/__snapshots__/example45.snap.svg +2 -2
- package/tests/examples/__snapshots__/example46.snap.svg +2 -2
- package/tests/examples/__snapshots__/example47.snap.svg +2 -2
- package/tests/examples/__snapshots__/example48.snap.svg +2 -2
- package/tests/examples/__snapshots__/example49.snap.svg +2 -2
- package/tests/examples/__snapshots__/example50.snap.svg +2 -2
- package/tests/examples/__snapshots__/example51.snap.svg +4 -4
- package/tests/fixtures/matcher.ts +3 -3
- package/tests/repros/__snapshots__/board-1273-trace-overlap-cycle.snap.svg +4 -4
- package/tests/repros/__snapshots__/board-15984-same-net-junction.snap.svg +12 -12
- package/tests/repros/__snapshots__/board1096-usb-label-overlap-iteration.snap.svg +5 -5
- package/tests/repros/__snapshots__/bugreport-001-gnd-overlap.snap.svg +2 -2
- package/tests/repros/__snapshots__/manufacturePartNumber-text-box.snap.svg +2 -2
- package/tests/repros/__snapshots__/netlabel-connector-through-rail-label.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-atmega328p-fault-pullup.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-atmega328p-missing-gnd-netlabel.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-board-589-regulator-section.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-board-648-esp12f-section.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-bq24074-battery-charger.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-bq25895-cross-net-trace-overlap.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-cc2340r5.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-core-555-power-cross-net-overlap.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-core-subcircuit-missing-ground.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-core-tb67s579ftg-inline-label-routing.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-dc-power-isolated-routing.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-example35-minimize-trace-crossing.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-ground-label-on-lower-rail-end.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-ina237-current-monitor.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-missing-trace-netlabel.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-mspm0l1306-capacitor-symmetry.snap.svg +182 -0
- package/tests/repros/__snapshots__/repro-netlabel-collision-687.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-netlabel-overlap-trace.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-nrf52810-clock-routing.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-pga300-c6-trace-alignment.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-pga300-redundant-ground-traces.snap.svg +288 -0
- package/tests/repros/__snapshots__/repro-pmp11282-isolated-dcdc.snap.svg +4 -4
- package/tests/repros/__snapshots__/repro-power-group-rail-labels.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-rectifier-trace-overlap.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-rp2040-gamepad-trace-alignment.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-rp2040-usb-cc2-ground-overlap.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-rp2040-v3v3-label-placement.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-rp2040-zero-crystal-fallback-netlabels.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-ti-power-output-section.snap.svg +4 -4
- package/tests/repros/__snapshots__/repro-tida00553-j4-cell-divider.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-tida010076-j4-ground-bus.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-tida010076-page02.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-tps61222-trace-intersection.snap.svg +4 -4
- package/tests/repros/__snapshots__/repro-type-c-16pin-self-connection.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-type-c-16pin-to-resistor.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-type-c-vbus-led-ground-label.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-usb-power-vbus-label-detour.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro-vcc-pin1-detour.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro129-host-custom-symbol-passives.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro130-bq27441-fuel-gauge-trace-through-c1.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro161-power-section-autolayout.snap.svg +4 -4
- package/tests/repros/__snapshots__/repro47-endpoint-obstacle-detour.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro48-555-timer-vcc-rail-label.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro5-escape-padded-text-obstacles.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro51-overlap-junction-crossing.snap.svg +2 -2
- package/tests/repros/__snapshots__/repro84-stacked-gnd-label-orientation.snap.svg +2 -2
- package/tests/repros/__snapshots__/small-variant-resistor-facing-direction.snap.svg +2 -2
- package/tests/repros/__snapshots__/trace-overlap-box-resistor.snap.svg +2 -2
- package/tests/repros/assets/repro-mspm0l1306-capacitor-symmetry.input.json +537 -0
- package/tests/repros/assets/repro-pga300-redundant-ground-traces.input.json +858 -0
- package/tests/repros/repro-mspm0l1306-capacitor-symmetry.test.ts +54 -0
- package/tests/repros/repro-pga300-redundant-ground-traces.test.ts +33 -0
- package/tests/solvers/InlineNetLabelSolver/__snapshots__/anchored-net-label-width.snap.svg +2 -2
- package/tests/solvers/InlineNetLabelSolver/__snapshots__/inline-net-label-anchored-label-clearance.snap.svg +2 -2
- package/tests/solvers/InlineNetLabelSolver/__snapshots__/inline-net-label-port-stub.snap.svg +2 -2
- package/tests/solvers/InlineNetLabelSolver/__snapshots__/inline-net-label-two-pin-net.snap.svg +2 -2
- package/tests/solvers/InlineNetLabelSolver/__snapshots__/inline-net-label01.snap.svg +2 -2
- package/tests/solvers/InlineNetLabelSolver/__snapshots__/inline-net-label02.snap.svg +2 -2
- package/tests/solvers/InlineNetLabelSolver/__snapshots__/terminal-stub-trace-clearance.snap.svg +2 -2
- package/tests/solvers/SameNetJunctionAlignmentSolver/parallel-load-rails.test.ts +291 -0
- package/tests/solvers/SchematicTraceSingleLineSolver2/__snapshots__/SchematicTraceSingleLineSolver2_01-example17-d1_1-u1_1.snap.svg +2 -2
- package/tests/solvers/SchematicTraceSingleLineSolver2/__snapshots__/SchematicTraceSingleLineSolver2_repro47-short-opposing-pins.snap.svg +2 -2
- package/tests/solvers/TraceCleanupSolver/__snapshots__/TraceCleanupSolver.snap.svg +2 -2
- package/tests/solvers/TraceLabelOverlapAvoidanceSolver/__snapshots__/TraceLabelOverlapAvoidanceSolver.snap.svg +2 -2
- package/tests/solvers/TraceLabelOverlapAvoidanceSolver/sub-solver/__snapshots__/MergedNetLabelObstacles.snap.svg +2 -2
- package/tests/solvers/TraceLabelOverlapAvoidanceSolver/sub-solver/__snapshots__/OverlapAvoidanceStepSolver.snap.svg +2 -2
- package/tests/solvers/TraceLabelOverlapAvoidanceSolver/sub-solver/__snapshots__/SingleOverlapSolver.snap.svg +2 -2
|
@@ -0,0 +1,537 @@
|
|
|
1
|
+
{
|
|
2
|
+
"chips": [
|
|
3
|
+
{
|
|
4
|
+
"chipId": "U1",
|
|
5
|
+
"center": {
|
|
6
|
+
"x": 0,
|
|
7
|
+
"y": 0
|
|
8
|
+
},
|
|
9
|
+
"width": 5.8,
|
|
10
|
+
"height": 5.3,
|
|
11
|
+
"pins": [
|
|
12
|
+
{
|
|
13
|
+
"pinId": "U1.1",
|
|
14
|
+
"x": 2.9,
|
|
15
|
+
"y": -0.050000000000000266,
|
|
16
|
+
"displayName": "PA0"
|
|
17
|
+
},
|
|
18
|
+
{
|
|
19
|
+
"pinId": "U1.2",
|
|
20
|
+
"x": 2.9,
|
|
21
|
+
"y": -0.5500000000000003,
|
|
22
|
+
"displayName": "PA1"
|
|
23
|
+
},
|
|
24
|
+
{
|
|
25
|
+
"pinId": "U1.3",
|
|
26
|
+
"x": -2.9,
|
|
27
|
+
"y": -1.5499999999999998,
|
|
28
|
+
"displayName": "NRST"
|
|
29
|
+
},
|
|
30
|
+
{
|
|
31
|
+
"pinId": "U1.4",
|
|
32
|
+
"x": -2.9,
|
|
33
|
+
"y": 2.05,
|
|
34
|
+
"displayName": "VDD"
|
|
35
|
+
},
|
|
36
|
+
{
|
|
37
|
+
"pinId": "U1.5",
|
|
38
|
+
"x": -2.9,
|
|
39
|
+
"y": 0.6499999999999999,
|
|
40
|
+
"displayName": "VSS"
|
|
41
|
+
},
|
|
42
|
+
{
|
|
43
|
+
"pinId": "U1.6",
|
|
44
|
+
"x": 2.9,
|
|
45
|
+
"y": 2.05,
|
|
46
|
+
"displayName": "PA2_ROSC"
|
|
47
|
+
},
|
|
48
|
+
{
|
|
49
|
+
"pinId": "U1.23",
|
|
50
|
+
"x": 2.9,
|
|
51
|
+
"y": -1.9500000000000002,
|
|
52
|
+
"displayName": "SWDIO"
|
|
53
|
+
},
|
|
54
|
+
{
|
|
55
|
+
"pinId": "U1.24",
|
|
56
|
+
"x": 2.9,
|
|
57
|
+
"y": -2.45,
|
|
58
|
+
"displayName": "SWCLK"
|
|
59
|
+
},
|
|
60
|
+
{
|
|
61
|
+
"pinId": "U1.32",
|
|
62
|
+
"x": -2.9,
|
|
63
|
+
"y": 0.1499999999999999,
|
|
64
|
+
"displayName": "VCORE"
|
|
65
|
+
}
|
|
66
|
+
]
|
|
67
|
+
},
|
|
68
|
+
{
|
|
69
|
+
"chipId": "C1",
|
|
70
|
+
"center": {
|
|
71
|
+
"x": -4.4275,
|
|
72
|
+
"y": 1.3
|
|
73
|
+
},
|
|
74
|
+
"width": 1.0450000000000004,
|
|
75
|
+
"height": 0.7599999999999998,
|
|
76
|
+
"pins": [
|
|
77
|
+
{
|
|
78
|
+
"pinId": "C1.1",
|
|
79
|
+
"x": -4.5,
|
|
80
|
+
"y": 1.68,
|
|
81
|
+
"_facingDirection": "y+",
|
|
82
|
+
"displayName": "pin1"
|
|
83
|
+
},
|
|
84
|
+
{
|
|
85
|
+
"pinId": "C1.2",
|
|
86
|
+
"x": -4.5,
|
|
87
|
+
"y": 0.9200000000000002,
|
|
88
|
+
"_facingDirection": "y-",
|
|
89
|
+
"displayName": "pin2"
|
|
90
|
+
}
|
|
91
|
+
],
|
|
92
|
+
"symbolName": "capacitor_down"
|
|
93
|
+
},
|
|
94
|
+
{
|
|
95
|
+
"chipId": "C2",
|
|
96
|
+
"center": {
|
|
97
|
+
"x": -3.3674999999999997,
|
|
98
|
+
"y": 1.3
|
|
99
|
+
},
|
|
100
|
+
"width": 1.1650000000000005,
|
|
101
|
+
"height": 0.7599999999999998,
|
|
102
|
+
"pins": [
|
|
103
|
+
{
|
|
104
|
+
"pinId": "C2.1",
|
|
105
|
+
"x": -3.5,
|
|
106
|
+
"y": 1.68,
|
|
107
|
+
"_facingDirection": "y+",
|
|
108
|
+
"displayName": "pin1"
|
|
109
|
+
},
|
|
110
|
+
{
|
|
111
|
+
"pinId": "C2.2",
|
|
112
|
+
"x": -3.5,
|
|
113
|
+
"y": 0.9200000000000002,
|
|
114
|
+
"_facingDirection": "y-",
|
|
115
|
+
"displayName": "pin2"
|
|
116
|
+
}
|
|
117
|
+
],
|
|
118
|
+
"symbolName": "capacitor_down"
|
|
119
|
+
},
|
|
120
|
+
{
|
|
121
|
+
"chipId": "C3",
|
|
122
|
+
"center": {
|
|
123
|
+
"x": -3.3075,
|
|
124
|
+
"y": -0.6
|
|
125
|
+
},
|
|
126
|
+
"width": 1.2850000000000001,
|
|
127
|
+
"height": 0.76,
|
|
128
|
+
"pins": [
|
|
129
|
+
{
|
|
130
|
+
"pinId": "C3.1",
|
|
131
|
+
"x": -3.5,
|
|
132
|
+
"y": -0.21999999999999997,
|
|
133
|
+
"_facingDirection": "y+",
|
|
134
|
+
"displayName": "pin1"
|
|
135
|
+
},
|
|
136
|
+
{
|
|
137
|
+
"pinId": "C3.2",
|
|
138
|
+
"x": -3.5,
|
|
139
|
+
"y": -0.98,
|
|
140
|
+
"_facingDirection": "y-",
|
|
141
|
+
"displayName": "pin2"
|
|
142
|
+
}
|
|
143
|
+
],
|
|
144
|
+
"symbolName": "capacitor_down"
|
|
145
|
+
},
|
|
146
|
+
{
|
|
147
|
+
"chipId": "R1",
|
|
148
|
+
"center": {
|
|
149
|
+
"x": -5.404999999999999,
|
|
150
|
+
"y": 0.10000000000000002
|
|
151
|
+
},
|
|
152
|
+
"width": 1.0900000000000007,
|
|
153
|
+
"height": 0.6,
|
|
154
|
+
"pins": [
|
|
155
|
+
{
|
|
156
|
+
"pinId": "R1.1",
|
|
157
|
+
"x": -5.5,
|
|
158
|
+
"y": -0.19999999999999998,
|
|
159
|
+
"_facingDirection": "y-",
|
|
160
|
+
"displayName": "pin1"
|
|
161
|
+
},
|
|
162
|
+
{
|
|
163
|
+
"pinId": "R1.2",
|
|
164
|
+
"x": -5.5,
|
|
165
|
+
"y": 0.4,
|
|
166
|
+
"_facingDirection": "y+",
|
|
167
|
+
"displayName": "pin2"
|
|
168
|
+
}
|
|
169
|
+
],
|
|
170
|
+
"symbolName": "boxresistor_up"
|
|
171
|
+
},
|
|
172
|
+
{
|
|
173
|
+
"chipId": "C4",
|
|
174
|
+
"center": {
|
|
175
|
+
"x": -5.4275,
|
|
176
|
+
"y": -1.7
|
|
177
|
+
},
|
|
178
|
+
"width": 1.0450000000000008,
|
|
179
|
+
"height": 0.7600000000000002,
|
|
180
|
+
"pins": [
|
|
181
|
+
{
|
|
182
|
+
"pinId": "C4.1",
|
|
183
|
+
"x": -5.5,
|
|
184
|
+
"y": -1.3199999999999998,
|
|
185
|
+
"_facingDirection": "y+",
|
|
186
|
+
"displayName": "pin1"
|
|
187
|
+
},
|
|
188
|
+
{
|
|
189
|
+
"pinId": "C4.2",
|
|
190
|
+
"x": -5.5,
|
|
191
|
+
"y": -2.08,
|
|
192
|
+
"_facingDirection": "y-",
|
|
193
|
+
"displayName": "pin2"
|
|
194
|
+
}
|
|
195
|
+
],
|
|
196
|
+
"symbolName": "capacitor_down"
|
|
197
|
+
},
|
|
198
|
+
{
|
|
199
|
+
"chipId": "R2",
|
|
200
|
+
"center": {
|
|
201
|
+
"x": 4,
|
|
202
|
+
"y": 2.05
|
|
203
|
+
},
|
|
204
|
+
"width": 0.5999999999999996,
|
|
205
|
+
"height": 0.6800000000000002,
|
|
206
|
+
"pins": [
|
|
207
|
+
{
|
|
208
|
+
"pinId": "R2.1",
|
|
209
|
+
"x": 3.7,
|
|
210
|
+
"y": 2.05,
|
|
211
|
+
"_facingDirection": "x-",
|
|
212
|
+
"displayName": "pin1"
|
|
213
|
+
},
|
|
214
|
+
{
|
|
215
|
+
"pinId": "R2.2",
|
|
216
|
+
"x": 4.3,
|
|
217
|
+
"y": 2.05,
|
|
218
|
+
"_facingDirection": "x+",
|
|
219
|
+
"displayName": "pin2"
|
|
220
|
+
}
|
|
221
|
+
],
|
|
222
|
+
"symbolName": "boxresistor_right"
|
|
223
|
+
},
|
|
224
|
+
{
|
|
225
|
+
"chipId": "R3",
|
|
226
|
+
"center": {
|
|
227
|
+
"x": 7.355,
|
|
228
|
+
"y": 0.6
|
|
229
|
+
},
|
|
230
|
+
"width": 1.21,
|
|
231
|
+
"height": 0.6,
|
|
232
|
+
"pins": [
|
|
233
|
+
{
|
|
234
|
+
"pinId": "R3.1",
|
|
235
|
+
"x": 7.2,
|
|
236
|
+
"y": 0.3,
|
|
237
|
+
"displayName": "pin1"
|
|
238
|
+
},
|
|
239
|
+
{
|
|
240
|
+
"pinId": "R3.2",
|
|
241
|
+
"x": 7.2,
|
|
242
|
+
"y": 0.8999999999999999,
|
|
243
|
+
"displayName": "pin2"
|
|
244
|
+
}
|
|
245
|
+
],
|
|
246
|
+
"symbolName": "boxresistor_up"
|
|
247
|
+
},
|
|
248
|
+
{
|
|
249
|
+
"chipId": "R4",
|
|
250
|
+
"center": {
|
|
251
|
+
"x": 6.355,
|
|
252
|
+
"y": 0.6
|
|
253
|
+
},
|
|
254
|
+
"width": 1.21,
|
|
255
|
+
"height": 0.6,
|
|
256
|
+
"pins": [
|
|
257
|
+
{
|
|
258
|
+
"pinId": "R4.1",
|
|
259
|
+
"x": 6.2,
|
|
260
|
+
"y": 0.3,
|
|
261
|
+
"displayName": "pin1"
|
|
262
|
+
},
|
|
263
|
+
{
|
|
264
|
+
"pinId": "R4.2",
|
|
265
|
+
"x": 6.2,
|
|
266
|
+
"y": 0.8999999999999999,
|
|
267
|
+
"displayName": "pin2"
|
|
268
|
+
}
|
|
269
|
+
],
|
|
270
|
+
"symbolName": "boxresistor_up"
|
|
271
|
+
},
|
|
272
|
+
{
|
|
273
|
+
"chipId": "J1",
|
|
274
|
+
"center": {
|
|
275
|
+
"x": 5,
|
|
276
|
+
"y": -2.2
|
|
277
|
+
},
|
|
278
|
+
"width": 2.4000000000000004,
|
|
279
|
+
"height": 1.0999999999999999,
|
|
280
|
+
"pins": [
|
|
281
|
+
{
|
|
282
|
+
"pinId": "J1.1",
|
|
283
|
+
"x": 3.8,
|
|
284
|
+
"y": -1.9500000000000002,
|
|
285
|
+
"displayName": "SWDIO"
|
|
286
|
+
},
|
|
287
|
+
{
|
|
288
|
+
"pinId": "J1.2",
|
|
289
|
+
"x": 3.8,
|
|
290
|
+
"y": -2.45,
|
|
291
|
+
"displayName": "SWCLK"
|
|
292
|
+
}
|
|
293
|
+
]
|
|
294
|
+
}
|
|
295
|
+
],
|
|
296
|
+
"directConnections": [
|
|
297
|
+
{
|
|
298
|
+
"netId": ".C1 > .pin1 to U1.VDD",
|
|
299
|
+
"pinIds": [
|
|
300
|
+
"C1.1",
|
|
301
|
+
"U1.4"
|
|
302
|
+
],
|
|
303
|
+
"netLabelText": "VDD"
|
|
304
|
+
},
|
|
305
|
+
{
|
|
306
|
+
"netId": ".C1 > .pin1 to C2.pin1",
|
|
307
|
+
"pinIds": [
|
|
308
|
+
"C1.1",
|
|
309
|
+
"C2.1"
|
|
310
|
+
],
|
|
311
|
+
"netLabelText": "VDD"
|
|
312
|
+
},
|
|
313
|
+
{
|
|
314
|
+
"netId": ".C1 > .pin2 to U1.VSS",
|
|
315
|
+
"pinIds": [
|
|
316
|
+
"C1.2",
|
|
317
|
+
"U1.5"
|
|
318
|
+
],
|
|
319
|
+
"netLabelText": "GND"
|
|
320
|
+
},
|
|
321
|
+
{
|
|
322
|
+
"netId": ".C1 > .pin2 to C2.pin2",
|
|
323
|
+
"pinIds": [
|
|
324
|
+
"C1.2",
|
|
325
|
+
"C2.2"
|
|
326
|
+
],
|
|
327
|
+
"netLabelText": "GND"
|
|
328
|
+
},
|
|
329
|
+
{
|
|
330
|
+
"netId": ".C3 > .pin1 to U1.VCORE",
|
|
331
|
+
"pinIds": [
|
|
332
|
+
"C3.1",
|
|
333
|
+
"U1.32"
|
|
334
|
+
]
|
|
335
|
+
},
|
|
336
|
+
{
|
|
337
|
+
"netId": ".R1 > .pin1 to U1.NRST",
|
|
338
|
+
"pinIds": [
|
|
339
|
+
"R1.1",
|
|
340
|
+
"U1.3"
|
|
341
|
+
],
|
|
342
|
+
"netLabelText": "NRST"
|
|
343
|
+
},
|
|
344
|
+
{
|
|
345
|
+
"netId": ".R1 > .pin1 to C4.pin1",
|
|
346
|
+
"pinIds": [
|
|
347
|
+
"R1.1",
|
|
348
|
+
"C4.1"
|
|
349
|
+
],
|
|
350
|
+
"netLabelText": "NRST"
|
|
351
|
+
},
|
|
352
|
+
{
|
|
353
|
+
"netId": ".R2 > .pin1 to U1.ROSC",
|
|
354
|
+
"pinIds": [
|
|
355
|
+
"R2.1",
|
|
356
|
+
"U1.6"
|
|
357
|
+
]
|
|
358
|
+
},
|
|
359
|
+
{
|
|
360
|
+
"netId": ".R3 > .pin1 to U1.PA1",
|
|
361
|
+
"fallbackNetLabelWidth": 0.48,
|
|
362
|
+
"allowInlineNetLabel": true,
|
|
363
|
+
"inlineNetLabelHeight": 0.12,
|
|
364
|
+
"inlineNetLabelWidth": 0.32,
|
|
365
|
+
"pinIds": [
|
|
366
|
+
"R3.1",
|
|
367
|
+
"U1.2"
|
|
368
|
+
],
|
|
369
|
+
"netLabelText": "PA1"
|
|
370
|
+
},
|
|
371
|
+
{
|
|
372
|
+
"netId": ".R3 > .pin2 to R4.pin2",
|
|
373
|
+
"pinIds": [
|
|
374
|
+
"R3.2",
|
|
375
|
+
"R4.2"
|
|
376
|
+
],
|
|
377
|
+
"netLabelText": "VPU"
|
|
378
|
+
},
|
|
379
|
+
{
|
|
380
|
+
"netId": ".R4 > .pin1 to U1.PA0",
|
|
381
|
+
"fallbackNetLabelWidth": 0.48,
|
|
382
|
+
"allowInlineNetLabel": true,
|
|
383
|
+
"inlineNetLabelHeight": 0.12,
|
|
384
|
+
"inlineNetLabelWidth": 0.32,
|
|
385
|
+
"pinIds": [
|
|
386
|
+
"R4.1",
|
|
387
|
+
"U1.1"
|
|
388
|
+
],
|
|
389
|
+
"netLabelText": "PA0"
|
|
390
|
+
},
|
|
391
|
+
{
|
|
392
|
+
"netId": ".J1 > .pin1 to U1.SWDIO",
|
|
393
|
+
"pinIds": [
|
|
394
|
+
"J1.1",
|
|
395
|
+
"U1.23"
|
|
396
|
+
]
|
|
397
|
+
},
|
|
398
|
+
{
|
|
399
|
+
"netId": ".J1 > .pin2 to U1.SWCLK",
|
|
400
|
+
"pinIds": [
|
|
401
|
+
"J1.2",
|
|
402
|
+
"U1.24"
|
|
403
|
+
]
|
|
404
|
+
}
|
|
405
|
+
],
|
|
406
|
+
"netConnections": [
|
|
407
|
+
{
|
|
408
|
+
"netId": "PA0",
|
|
409
|
+
"netLabelWidth": 0.48,
|
|
410
|
+
"fallbackNetLabelWidth": 0.48,
|
|
411
|
+
"allowInlineNetLabel": true,
|
|
412
|
+
"inlineNetLabelHeight": 0.12,
|
|
413
|
+
"inlineNetLabelWidth": 0.32,
|
|
414
|
+
"pinIds": [
|
|
415
|
+
"U1.1",
|
|
416
|
+
"R4.1"
|
|
417
|
+
],
|
|
418
|
+
"netLabelText": "PA0"
|
|
419
|
+
},
|
|
420
|
+
{
|
|
421
|
+
"netId": "PA1",
|
|
422
|
+
"netLabelWidth": 0.48,
|
|
423
|
+
"fallbackNetLabelWidth": 0.48,
|
|
424
|
+
"allowInlineNetLabel": true,
|
|
425
|
+
"inlineNetLabelHeight": 0.12,
|
|
426
|
+
"inlineNetLabelWidth": 0.32,
|
|
427
|
+
"pinIds": [
|
|
428
|
+
"U1.2",
|
|
429
|
+
"R3.1"
|
|
430
|
+
],
|
|
431
|
+
"netLabelText": "PA1"
|
|
432
|
+
},
|
|
433
|
+
{
|
|
434
|
+
"netId": "NRST",
|
|
435
|
+
"netLabelWidth": 0.6,
|
|
436
|
+
"pinIds": [
|
|
437
|
+
"U1.3",
|
|
438
|
+
"R1.1",
|
|
439
|
+
"C4.1"
|
|
440
|
+
],
|
|
441
|
+
"netLabelText": "NRST"
|
|
442
|
+
},
|
|
443
|
+
{
|
|
444
|
+
"netId": "VDD",
|
|
445
|
+
"netLabelWidth": 0.42,
|
|
446
|
+
"netLabelHeight": 0.48,
|
|
447
|
+
"pinIds": [
|
|
448
|
+
"U1.4",
|
|
449
|
+
"C1.1",
|
|
450
|
+
"C2.1",
|
|
451
|
+
"R1.2"
|
|
452
|
+
],
|
|
453
|
+
"netLabelText": "VDD"
|
|
454
|
+
},
|
|
455
|
+
{
|
|
456
|
+
"netId": "GND",
|
|
457
|
+
"netLabelWidth": 0.42,
|
|
458
|
+
"netLabelHeight": 0.48,
|
|
459
|
+
"pinIds": [
|
|
460
|
+
"U1.5",
|
|
461
|
+
"C1.2",
|
|
462
|
+
"C2.2",
|
|
463
|
+
"C3.2",
|
|
464
|
+
"C4.2",
|
|
465
|
+
"R2.2"
|
|
466
|
+
],
|
|
467
|
+
"netLabelText": "GND"
|
|
468
|
+
},
|
|
469
|
+
{
|
|
470
|
+
"netId": "VPU",
|
|
471
|
+
"netLabelWidth": 0.42,
|
|
472
|
+
"netLabelHeight": 0.48,
|
|
473
|
+
"pinIds": [
|
|
474
|
+
"R3.2",
|
|
475
|
+
"R4.2"
|
|
476
|
+
],
|
|
477
|
+
"netLabelText": "VPU"
|
|
478
|
+
}
|
|
479
|
+
],
|
|
480
|
+
"textBoxes": [
|
|
481
|
+
{
|
|
482
|
+
"chipId": "U1",
|
|
483
|
+
"center": {
|
|
484
|
+
"x": -1.6,
|
|
485
|
+
"y": -2.78
|
|
486
|
+
},
|
|
487
|
+
"width": 1.7999999999999998,
|
|
488
|
+
"height": 0.17999999999999972,
|
|
489
|
+
"text": "MSPM0L1306SRHBR"
|
|
490
|
+
},
|
|
491
|
+
{
|
|
492
|
+
"chipId": "U1",
|
|
493
|
+
"center": {
|
|
494
|
+
"x": -2.38,
|
|
495
|
+
"y": 2.7649999999999997
|
|
496
|
+
},
|
|
497
|
+
"width": 0.3600000000000003,
|
|
498
|
+
"height": 0.24999999999999956,
|
|
499
|
+
"text": "U1"
|
|
500
|
+
},
|
|
501
|
+
{
|
|
502
|
+
"chipId": "J1",
|
|
503
|
+
"center": {
|
|
504
|
+
"x": 4.32,
|
|
505
|
+
"y": -1.5350000000000001
|
|
506
|
+
},
|
|
507
|
+
"width": 0.35999999999999943,
|
|
508
|
+
"height": 0.2500000000000002,
|
|
509
|
+
"text": "J1"
|
|
510
|
+
}
|
|
511
|
+
],
|
|
512
|
+
"availableNetLabelOrientations": {
|
|
513
|
+
"GND": [
|
|
514
|
+
"y-"
|
|
515
|
+
],
|
|
516
|
+
"VDD": [
|
|
517
|
+
"y+"
|
|
518
|
+
],
|
|
519
|
+
"NRST": [
|
|
520
|
+
"x-",
|
|
521
|
+
"x+"
|
|
522
|
+
],
|
|
523
|
+
"PA1": [
|
|
524
|
+
"x-",
|
|
525
|
+
"x+"
|
|
526
|
+
],
|
|
527
|
+
"PA0": [
|
|
528
|
+
"x-",
|
|
529
|
+
"x+"
|
|
530
|
+
],
|
|
531
|
+
"VPU": [
|
|
532
|
+
"y+"
|
|
533
|
+
]
|
|
534
|
+
},
|
|
535
|
+
"maxMspPairDistance": 6,
|
|
536
|
+
"_hideRatsNet": true
|
|
537
|
+
}
|