@tscircuit/schematic-trace-solver 0.0.155 → 0.0.157

This diff represents the content of publicly available package versions that have been released to one of the supported registries. The information contained in this diff is provided for informational purposes only and reflects changes between package versions as they appear in their respective public registries.
Files changed (23) hide show
  1. package/dist/index.d.ts +4 -0
  2. package/dist/index.js +42 -6
  3. package/lib/solvers/MspConnectionPairSolver/MspConnectionPairSolver.ts +10 -2
  4. package/lib/solvers/SchematicTraceLinesSolver/SchematicTraceLinesSolver.ts +38 -0
  5. package/lib/solvers/SchematicTraceLinesSolver/SchematicTraceSingleLineSolver2/SchematicTraceSingleLineSolver2.ts +19 -11
  6. package/package.json +1 -1
  7. package/site/bug-reports/bug-report-20260825T045913Z.page.tsx +4 -0
  8. package/site/components/PipelineDebugger.tsx +4 -2
  9. package/site/examples/example51.page.tsx +3 -1
  10. package/tests/bug-reports/bug-report-20260825T045913Z/__snapshots__/bug-report-20260825T045913Z.snap.svg +271 -0
  11. package/tests/bug-reports/bug-report-20260825T045913Z/bug-report-20260825T045913Z.json +874 -0
  12. package/tests/bug-reports/bug-report-20260825T045913Z/bug-report-20260825T045913Z.test.ts +23 -0
  13. package/tests/repros/__snapshots__/board-1273-trace-overlap-cycle.snap.svg +71 -80
  14. package/tests/repros/__snapshots__/repro-dc-power-isolated-routing.snap.svg +129 -0
  15. package/tests/repros/__snapshots__/repro-pmp11282-isolated-dcdc.snap.svg +1290 -0
  16. package/tests/repros/__snapshots__/repro-tida00553-j4-cell-divider.snap.svg +130 -0
  17. package/tests/repros/__snapshots__/repro-usb-power-vbus-label-detour.snap.svg +10 -10
  18. package/tests/repros/assets/repro-dc-power-isolated-routing.input.json +193 -0
  19. package/tests/repros/assets/repro-pmp11282-isolated-dcdc.input.json +4570 -0
  20. package/tests/repros/board-1273-trace-overlap-cycle.test.ts +1 -1
  21. package/tests/repros/repro-dc-power-isolated-routing.test.ts +13 -0
  22. package/tests/repros/repro-pmp11282-isolated-dcdc.test.ts +77 -0
  23. package/tests/repros/repro-tida00553-j4-cell-divider.test.ts +111 -0
package/tests/repros/assets/repro-dc-power-isolated-routing.input.json ADDED
@@ -0,0 +1,193 @@
1
+ {
2
+ "chips": [
3
+ {
4
+ "chipId": "schematic_component_0",
5
+ "center": {
6
+ "x": -6.4,
7
+ "y": 4.3
8
+ },
9
+ "width": 3,
10
+ "height": 2.7999999999999994,
11
+ "pins": [
12
+ {
13
+ "pinId": "schematic_port_0",
14
+ "x": -4.9,
15
+ "y": 3.3
16
+ },
17
+ {
18
+ "pinId": "schematic_port_1",
19
+ "x": -4.9,
20
+ "y": 4.699999999999999
21
+ },
22
+ {
23
+ "pinId": "schematic_port_2",
24
+ "x": -7.9,
25
+ "y": 5.2
26
+ },
27
+ {
28
+ "pinId": "schematic_port_3",
29
+ "x": -7.9,
30
+ "y": 4
31
+ },
32
+ {
33
+ "pinId": "schematic_port_4",
34
+ "x": -4.9,
35
+ "y": 3.4999999999999996
36
+ },
37
+ {
38
+ "pinId": "schematic_port_5",
39
+ "x": -4.9,
40
+ "y": 4.1
41
+ },
42
+ {
43
+ "pinId": "schematic_port_6",
44
+ "x": -7.9,
45
+ "y": 4.6
46
+ },
47
+ {
48
+ "pinId": "schematic_port_7",
49
+ "x": -7.9,
50
+ "y": 3.3999999999999995
51
+ },
52
+ {
53
+ "pinId": "schematic_port_8",
54
+ "x": -4.9,
55
+ "y": 5.3
56
+ }
57
+ ]
58
+ },
59
+ {
60
+ "chipId": "schematic_component_1",
61
+ "center": {
62
+ "x": -6.7,
63
+ "y": 6.95
64
+ },
65
+ "width": 1.0558250000000005,
66
+ "height": 0.8677407000000006,
67
+ "pins": [
68
+ {
69
+ "pinId": "schematic_port_9",
70
+ "x": -7.2279125,
71
+ "y": 6.9526245499999995
72
+ },
73
+ {
74
+ "pinId": "schematic_port_10",
75
+ "x": -6.1720875,
76
+ "y": 6.94737545
77
+ }
78
+ ]
79
+ },
80
+ {
81
+ "chipId": "schematic_component_2",
82
+ "center": {
83
+ "x": -3.465,
84
+ "y": 4.5
85
+ },
86
+ "width": 0.9700000000000002,
87
+ "height": 0.5999999999999996,
88
+ "pins": [
89
+ {
90
+ "pinId": "schematic_port_11",
91
+ "x": -3.5,
92
+ "y": 4.2,
93
+ "_facingDirection": "y-"
94
+ },
95
+ {
96
+ "pinId": "schematic_port_12",
97
+ "x": -3.5,
98
+ "y": 4.8,
99
+ "_facingDirection": "y+"
100
+ }
101
+ ]
102
+ }
103
+ ],
104
+ "directConnections": [
105
+ {
106
+ "netId": ".U1 > .pin3 to .L1 > .pin1",
107
+ "pinIds": [
108
+ "schematic_port_2",
109
+ "schematic_port_9"
110
+ ]
111
+ },
112
+ {
113
+ "netId": ".U1 > .pin2 to .L1 > .pin2",
114
+ "netLabelWidth": 0.72,
115
+ "pinIds": [
116
+ "schematic_port_1",
117
+ "schematic_port_10"
118
+ ]
119
+ },
120
+ {
121
+ "netId": ".U1 > .pin9 to .R1 > .pin2",
122
+ "pinIds": [
123
+ "schematic_port_8",
124
+ "schematic_port_12"
125
+ ]
126
+ },
127
+ {
128
+ "netId": ".U1 > .pin6 to .R1 > .pin1",
129
+ "pinIds": [
130
+ "schematic_port_5",
131
+ "schematic_port_11"
132
+ ]
133
+ },
134
+ {
135
+ "netId": "GND: .U1 > .pin1 to .U1 > .pin5",
136
+ "pinIds": [
137
+ "schematic_port_0",
138
+ "schematic_port_4"
139
+ ]
140
+ }
141
+ ],
142
+ "netConnections": [
143
+ {
144
+ "netId": "VBAT",
145
+ "netLabelWidth": 0.42,
146
+ "netLabelHeight": 0.6,
147
+ "pinIds": [
148
+ "schematic_port_2",
149
+ "schematic_port_9"
150
+ ]
151
+ },
152
+ {
153
+ "netId": "VBUS",
154
+ "netLabelWidth": 0.42,
155
+ "netLabelHeight": 0.6,
156
+ "pinIds": [
157
+ "schematic_port_8",
158
+ "schematic_port_12"
159
+ ]
160
+ }
161
+ ],
162
+ "textBoxes": [
163
+ {
164
+ "chipId": "schematic_component_0",
165
+ "center": {
166
+ "x": -7.38,
167
+ "y": 2.77
168
+ },
169
+ "width": 0.2400000000000002,
170
+ "height": 0.17999999999999972,
171
+ "text": "U1"
172
+ },
173
+ {
174
+ "chipId": "schematic_component_0",
175
+ "center": {
176
+ "x": -7.38,
177
+ "y": 5.8149999999999995
178
+ },
179
+ "width": 0.35999999999999943,
180
+ "height": 0.2499999999999991,
181
+ "text": "U1"
182
+ }
183
+ ],
184
+ "availableNetLabelOrientations": {
185
+ "VBAT": [
186
+ "y+"
187
+ ],
188
+ "VBUS": [
189
+ "y+"
190
+ ]
191
+ },
192
+ "maxMspPairDistance": 2.4
193
+ }