@tscircuit/schematic-trace-solver 0.0.137 → 0.0.141
This diff represents the content of publicly available package versions that have been released to one of the supported registries. The information contained in this diff is provided for informational purposes only and reflects changes between package versions as they appear in their respective public registries.
- package/.github/workflows/bun-pver-release.yml +7 -3
- package/dist/index.d.ts +6 -0
- package/dist/index.js +304 -36
- package/lib/solvers/AvailableNetOrientationSolver/AvailableNetOrientationObstacleIndex.ts +182 -0
- package/lib/solvers/AvailableNetOrientationSolver/AvailableNetOrientationSolver.ts +67 -25
- package/lib/solvers/AvailableNetOrientationSolver/constants.ts +2 -0
- package/lib/solvers/Example28Solver/labelMovement.ts +71 -0
- package/lib/solvers/SchematicTracePipelineSolver/SchematicTracePipelineSolver.ts +12 -4
- package/lib/solvers/TraceOverlapShiftSolver/TraceOverlapShiftSolver.ts +60 -4
- package/package.json +5 -1
- package/tests/bug-reports/bug-report-20260819T091818Z/__snapshots__/bug-report-20260819T091818Z.snap.svg +237 -0
- package/tests/bug-reports/bug-report-20260819T091818Z/bug-report-20260819T091818Z.json +1052 -0
- package/tests/bug-reports/bug-report-20260819T091818Z/bug-report-20260819T091818Z.test.ts +33 -0
- package/tests/repros/__snapshots__/board-1273-trace-overlap-cycle.snap.svg +542 -0
- package/tests/repros/__snapshots__/repro-board-648-esp12f-section.snap.svg +124 -0
- package/tests/repros/assets/board-1273-trace-overlap-cycle.input.json +3519 -0
- package/tests/repros/assets/repro-board-648-esp12f-section.input.json +537 -0
- package/tests/repros/board-1273-trace-overlap-cycle.test.ts +30 -0
- package/tests/repros/repro-board-648-esp12f-section.test.ts +13 -0
- package/tests/repros/repro161-power-section-autolayout.test.ts +7 -0
- package/tests/solvers/AvailableNetOrientationSolver/AvailableNetOrientationObstacleIndex.test.ts +122 -0
|
@@ -0,0 +1,1052 @@
|
|
|
1
|
+
{
|
|
2
|
+
"chips": [
|
|
3
|
+
{
|
|
4
|
+
"chipId": "schematic_component_30",
|
|
5
|
+
"center": {
|
|
6
|
+
"x": 0.98,
|
|
7
|
+
"y": 0
|
|
8
|
+
},
|
|
9
|
+
"width": 4,
|
|
10
|
+
"height": 13,
|
|
11
|
+
"pins": [
|
|
12
|
+
{
|
|
13
|
+
"pinId": "schematic_port_90",
|
|
14
|
+
"x": -1.02,
|
|
15
|
+
"y": 6.399999999999993
|
|
16
|
+
},
|
|
17
|
+
{
|
|
18
|
+
"pinId": "schematic_port_91",
|
|
19
|
+
"x": -1.02,
|
|
20
|
+
"y": 6.199999999999993
|
|
21
|
+
},
|
|
22
|
+
{
|
|
23
|
+
"pinId": "schematic_port_92",
|
|
24
|
+
"x": -1.02,
|
|
25
|
+
"y": 5.999999999999993
|
|
26
|
+
},
|
|
27
|
+
{
|
|
28
|
+
"pinId": "schematic_port_93",
|
|
29
|
+
"x": -1.02,
|
|
30
|
+
"y": 5.799999999999994
|
|
31
|
+
},
|
|
32
|
+
{
|
|
33
|
+
"pinId": "schematic_port_94",
|
|
34
|
+
"x": -1.02,
|
|
35
|
+
"y": 5.599999999999993
|
|
36
|
+
},
|
|
37
|
+
{
|
|
38
|
+
"pinId": "schematic_port_95",
|
|
39
|
+
"x": -1.02,
|
|
40
|
+
"y": 5.399999999999993
|
|
41
|
+
},
|
|
42
|
+
{
|
|
43
|
+
"pinId": "schematic_port_96",
|
|
44
|
+
"x": -1.02,
|
|
45
|
+
"y": 5.199999999999993
|
|
46
|
+
},
|
|
47
|
+
{
|
|
48
|
+
"pinId": "schematic_port_97",
|
|
49
|
+
"x": -1.02,
|
|
50
|
+
"y": 4.999999999999993
|
|
51
|
+
},
|
|
52
|
+
{
|
|
53
|
+
"pinId": "schematic_port_98",
|
|
54
|
+
"x": -1.02,
|
|
55
|
+
"y": 4.799999999999994
|
|
56
|
+
},
|
|
57
|
+
{
|
|
58
|
+
"pinId": "schematic_port_99",
|
|
59
|
+
"x": -1.02,
|
|
60
|
+
"y": 4.599999999999993
|
|
61
|
+
},
|
|
62
|
+
{
|
|
63
|
+
"pinId": "schematic_port_100",
|
|
64
|
+
"x": -1.02,
|
|
65
|
+
"y": 4.399999999999993
|
|
66
|
+
},
|
|
67
|
+
{
|
|
68
|
+
"pinId": "schematic_port_101",
|
|
69
|
+
"x": -1.02,
|
|
70
|
+
"y": 4.199999999999994
|
|
71
|
+
},
|
|
72
|
+
{
|
|
73
|
+
"pinId": "schematic_port_102",
|
|
74
|
+
"x": -1.02,
|
|
75
|
+
"y": 3.9999999999999933
|
|
76
|
+
},
|
|
77
|
+
{
|
|
78
|
+
"pinId": "schematic_port_103",
|
|
79
|
+
"x": -1.02,
|
|
80
|
+
"y": 3.799999999999993
|
|
81
|
+
},
|
|
82
|
+
{
|
|
83
|
+
"pinId": "schematic_port_104",
|
|
84
|
+
"x": -1.02,
|
|
85
|
+
"y": 3.599999999999993
|
|
86
|
+
},
|
|
87
|
+
{
|
|
88
|
+
"pinId": "schematic_port_105",
|
|
89
|
+
"x": -1.02,
|
|
90
|
+
"y": 3.399999999999993
|
|
91
|
+
},
|
|
92
|
+
{
|
|
93
|
+
"pinId": "schematic_port_106",
|
|
94
|
+
"x": -1.02,
|
|
95
|
+
"y": 3.1999999999999926
|
|
96
|
+
},
|
|
97
|
+
{
|
|
98
|
+
"pinId": "schematic_port_107",
|
|
99
|
+
"x": -1.02,
|
|
100
|
+
"y": 2.9999999999999925
|
|
101
|
+
},
|
|
102
|
+
{
|
|
103
|
+
"pinId": "schematic_port_108",
|
|
104
|
+
"x": -1.02,
|
|
105
|
+
"y": 2.7999999999999923
|
|
106
|
+
},
|
|
107
|
+
{
|
|
108
|
+
"pinId": "schematic_port_109",
|
|
109
|
+
"x": -1.02,
|
|
110
|
+
"y": 2.599999999999992
|
|
111
|
+
},
|
|
112
|
+
{
|
|
113
|
+
"pinId": "schematic_port_110",
|
|
114
|
+
"x": -1.02,
|
|
115
|
+
"y": 2.3999999999999924
|
|
116
|
+
},
|
|
117
|
+
{
|
|
118
|
+
"pinId": "schematic_port_111",
|
|
119
|
+
"x": -1.02,
|
|
120
|
+
"y": 2.199999999999992
|
|
121
|
+
},
|
|
122
|
+
{
|
|
123
|
+
"pinId": "schematic_port_112",
|
|
124
|
+
"x": -1.02,
|
|
125
|
+
"y": 1.999999999999992
|
|
126
|
+
},
|
|
127
|
+
{
|
|
128
|
+
"pinId": "schematic_port_113",
|
|
129
|
+
"x": -1.02,
|
|
130
|
+
"y": 1.7999999999999918
|
|
131
|
+
},
|
|
132
|
+
{
|
|
133
|
+
"pinId": "schematic_port_114",
|
|
134
|
+
"x": -1.02,
|
|
135
|
+
"y": 1.5999999999999917
|
|
136
|
+
},
|
|
137
|
+
{
|
|
138
|
+
"pinId": "schematic_port_115",
|
|
139
|
+
"x": -1.02,
|
|
140
|
+
"y": 1.3999999999999915
|
|
141
|
+
},
|
|
142
|
+
{
|
|
143
|
+
"pinId": "schematic_port_116",
|
|
144
|
+
"x": -1.02,
|
|
145
|
+
"y": 1.1999999999999913
|
|
146
|
+
},
|
|
147
|
+
{
|
|
148
|
+
"pinId": "schematic_port_117",
|
|
149
|
+
"x": -1.02,
|
|
150
|
+
"y": 0.9999999999999911
|
|
151
|
+
},
|
|
152
|
+
{
|
|
153
|
+
"pinId": "schematic_port_118",
|
|
154
|
+
"x": -1.02,
|
|
155
|
+
"y": 0.7999999999999909
|
|
156
|
+
},
|
|
157
|
+
{
|
|
158
|
+
"pinId": "schematic_port_119",
|
|
159
|
+
"x": -1.02,
|
|
160
|
+
"y": 0.5999999999999908
|
|
161
|
+
},
|
|
162
|
+
{
|
|
163
|
+
"pinId": "schematic_port_120",
|
|
164
|
+
"x": -1.02,
|
|
165
|
+
"y": 0.3999999999999906
|
|
166
|
+
},
|
|
167
|
+
{
|
|
168
|
+
"pinId": "schematic_port_121",
|
|
169
|
+
"x": -1.02,
|
|
170
|
+
"y": 0.1999999999999904
|
|
171
|
+
},
|
|
172
|
+
{
|
|
173
|
+
"pinId": "schematic_port_122",
|
|
174
|
+
"x": -1.02,
|
|
175
|
+
"y": -9.769962616701378E-15
|
|
176
|
+
},
|
|
177
|
+
{
|
|
178
|
+
"pinId": "schematic_port_123",
|
|
179
|
+
"x": -1.02,
|
|
180
|
+
"y": -0.20000000000000995
|
|
181
|
+
},
|
|
182
|
+
{
|
|
183
|
+
"pinId": "schematic_port_124",
|
|
184
|
+
"x": -1.02,
|
|
185
|
+
"y": -0.4000000000000101
|
|
186
|
+
},
|
|
187
|
+
{
|
|
188
|
+
"pinId": "schematic_port_125",
|
|
189
|
+
"x": -1.02,
|
|
190
|
+
"y": -0.6000000000000103
|
|
191
|
+
},
|
|
192
|
+
{
|
|
193
|
+
"pinId": "schematic_port_126",
|
|
194
|
+
"x": -1.02,
|
|
195
|
+
"y": -0.8000000000000105
|
|
196
|
+
},
|
|
197
|
+
{
|
|
198
|
+
"pinId": "schematic_port_127",
|
|
199
|
+
"x": -1.02,
|
|
200
|
+
"y": -1.0000000000000107
|
|
201
|
+
},
|
|
202
|
+
{
|
|
203
|
+
"pinId": "schematic_port_128",
|
|
204
|
+
"x": -1.02,
|
|
205
|
+
"y": -1.2000000000000108
|
|
206
|
+
},
|
|
207
|
+
{
|
|
208
|
+
"pinId": "schematic_port_129",
|
|
209
|
+
"x": -1.02,
|
|
210
|
+
"y": -1.400000000000011
|
|
211
|
+
},
|
|
212
|
+
{
|
|
213
|
+
"pinId": "schematic_port_130",
|
|
214
|
+
"x": -1.02,
|
|
215
|
+
"y": -1.6000000000000103
|
|
216
|
+
},
|
|
217
|
+
{
|
|
218
|
+
"pinId": "schematic_port_131",
|
|
219
|
+
"x": -1.02,
|
|
220
|
+
"y": -1.8000000000000096
|
|
221
|
+
},
|
|
222
|
+
{
|
|
223
|
+
"pinId": "schematic_port_132",
|
|
224
|
+
"x": -1.02,
|
|
225
|
+
"y": -2.000000000000009
|
|
226
|
+
},
|
|
227
|
+
{
|
|
228
|
+
"pinId": "schematic_port_133",
|
|
229
|
+
"x": -1.02,
|
|
230
|
+
"y": -2.200000000000008
|
|
231
|
+
},
|
|
232
|
+
{
|
|
233
|
+
"pinId": "schematic_port_134",
|
|
234
|
+
"x": -1.02,
|
|
235
|
+
"y": -2.4000000000000075
|
|
236
|
+
},
|
|
237
|
+
{
|
|
238
|
+
"pinId": "schematic_port_135",
|
|
239
|
+
"x": -1.02,
|
|
240
|
+
"y": -2.6000000000000068
|
|
241
|
+
},
|
|
242
|
+
{
|
|
243
|
+
"pinId": "schematic_port_136",
|
|
244
|
+
"x": -1.02,
|
|
245
|
+
"y": -2.800000000000006
|
|
246
|
+
},
|
|
247
|
+
{
|
|
248
|
+
"pinId": "schematic_port_137",
|
|
249
|
+
"x": -1.02,
|
|
250
|
+
"y": -3.0000000000000053
|
|
251
|
+
},
|
|
252
|
+
{
|
|
253
|
+
"pinId": "schematic_port_138",
|
|
254
|
+
"x": -1.02,
|
|
255
|
+
"y": -3.2000000000000046
|
|
256
|
+
},
|
|
257
|
+
{
|
|
258
|
+
"pinId": "schematic_port_139",
|
|
259
|
+
"x": -1.02,
|
|
260
|
+
"y": -3.400000000000004
|
|
261
|
+
},
|
|
262
|
+
{
|
|
263
|
+
"pinId": "schematic_port_140",
|
|
264
|
+
"x": -1.02,
|
|
265
|
+
"y": -3.600000000000003
|
|
266
|
+
},
|
|
267
|
+
{
|
|
268
|
+
"pinId": "schematic_port_141",
|
|
269
|
+
"x": -1.02,
|
|
270
|
+
"y": -3.8000000000000025
|
|
271
|
+
},
|
|
272
|
+
{
|
|
273
|
+
"pinId": "schematic_port_142",
|
|
274
|
+
"x": -1.02,
|
|
275
|
+
"y": -4.000000000000002
|
|
276
|
+
},
|
|
277
|
+
{
|
|
278
|
+
"pinId": "schematic_port_143",
|
|
279
|
+
"x": -1.02,
|
|
280
|
+
"y": -4.200000000000001
|
|
281
|
+
},
|
|
282
|
+
{
|
|
283
|
+
"pinId": "schematic_port_144",
|
|
284
|
+
"x": -1.02,
|
|
285
|
+
"y": -4.4
|
|
286
|
+
},
|
|
287
|
+
{
|
|
288
|
+
"pinId": "schematic_port_145",
|
|
289
|
+
"x": -1.02,
|
|
290
|
+
"y": -4.6
|
|
291
|
+
},
|
|
292
|
+
{
|
|
293
|
+
"pinId": "schematic_port_146",
|
|
294
|
+
"x": -1.02,
|
|
295
|
+
"y": -4.799999999999999
|
|
296
|
+
},
|
|
297
|
+
{
|
|
298
|
+
"pinId": "schematic_port_147",
|
|
299
|
+
"x": -1.02,
|
|
300
|
+
"y": -4.999999999999998
|
|
301
|
+
},
|
|
302
|
+
{
|
|
303
|
+
"pinId": "schematic_port_148",
|
|
304
|
+
"x": -1.02,
|
|
305
|
+
"y": -5.1999999999999975
|
|
306
|
+
},
|
|
307
|
+
{
|
|
308
|
+
"pinId": "schematic_port_149",
|
|
309
|
+
"x": -1.02,
|
|
310
|
+
"y": -5.399999999999997
|
|
311
|
+
},
|
|
312
|
+
{
|
|
313
|
+
"pinId": "schematic_port_150",
|
|
314
|
+
"x": -1.02,
|
|
315
|
+
"y": -5.599999999999996
|
|
316
|
+
},
|
|
317
|
+
{
|
|
318
|
+
"pinId": "schematic_port_151",
|
|
319
|
+
"x": -1.02,
|
|
320
|
+
"y": -5.799999999999995
|
|
321
|
+
},
|
|
322
|
+
{
|
|
323
|
+
"pinId": "schematic_port_152",
|
|
324
|
+
"x": -1.02,
|
|
325
|
+
"y": -5.999999999999995
|
|
326
|
+
},
|
|
327
|
+
{
|
|
328
|
+
"pinId": "schematic_port_153",
|
|
329
|
+
"x": -1.02,
|
|
330
|
+
"y": -6.199999999999994
|
|
331
|
+
},
|
|
332
|
+
{
|
|
333
|
+
"pinId": "schematic_port_154",
|
|
334
|
+
"x": -1.02,
|
|
335
|
+
"y": -6.399999999999993
|
|
336
|
+
},
|
|
337
|
+
{
|
|
338
|
+
"pinId": "schematic_port_155",
|
|
339
|
+
"x": 2.98,
|
|
340
|
+
"y": -6.299999999999994
|
|
341
|
+
},
|
|
342
|
+
{
|
|
343
|
+
"pinId": "schematic_port_156",
|
|
344
|
+
"x": 2.98,
|
|
345
|
+
"y": -6.099999999999993
|
|
346
|
+
},
|
|
347
|
+
{
|
|
348
|
+
"pinId": "schematic_port_157",
|
|
349
|
+
"x": 2.98,
|
|
350
|
+
"y": -5.899999999999993
|
|
351
|
+
},
|
|
352
|
+
{
|
|
353
|
+
"pinId": "schematic_port_158",
|
|
354
|
+
"x": 2.98,
|
|
355
|
+
"y": -5.699999999999994
|
|
356
|
+
},
|
|
357
|
+
{
|
|
358
|
+
"pinId": "schematic_port_159",
|
|
359
|
+
"x": 2.98,
|
|
360
|
+
"y": -5.499999999999994
|
|
361
|
+
},
|
|
362
|
+
{
|
|
363
|
+
"pinId": "schematic_port_160",
|
|
364
|
+
"x": 2.98,
|
|
365
|
+
"y": -5.299999999999994
|
|
366
|
+
},
|
|
367
|
+
{
|
|
368
|
+
"pinId": "schematic_port_161",
|
|
369
|
+
"x": 2.98,
|
|
370
|
+
"y": -5.099999999999993
|
|
371
|
+
},
|
|
372
|
+
{
|
|
373
|
+
"pinId": "schematic_port_162",
|
|
374
|
+
"x": 2.98,
|
|
375
|
+
"y": -4.899999999999993
|
|
376
|
+
},
|
|
377
|
+
{
|
|
378
|
+
"pinId": "schematic_port_163",
|
|
379
|
+
"x": 2.98,
|
|
380
|
+
"y": -4.699999999999994
|
|
381
|
+
},
|
|
382
|
+
{
|
|
383
|
+
"pinId": "schematic_port_164",
|
|
384
|
+
"x": 2.98,
|
|
385
|
+
"y": -4.499999999999994
|
|
386
|
+
},
|
|
387
|
+
{
|
|
388
|
+
"pinId": "schematic_port_165",
|
|
389
|
+
"x": 2.98,
|
|
390
|
+
"y": -4.299999999999994
|
|
391
|
+
},
|
|
392
|
+
{
|
|
393
|
+
"pinId": "schematic_port_166",
|
|
394
|
+
"x": 2.98,
|
|
395
|
+
"y": -4.099999999999994
|
|
396
|
+
},
|
|
397
|
+
{
|
|
398
|
+
"pinId": "schematic_port_167",
|
|
399
|
+
"x": 2.98,
|
|
400
|
+
"y": -3.8999999999999937
|
|
401
|
+
},
|
|
402
|
+
{
|
|
403
|
+
"pinId": "schematic_port_168",
|
|
404
|
+
"x": 2.98,
|
|
405
|
+
"y": -3.6999999999999935
|
|
406
|
+
},
|
|
407
|
+
{
|
|
408
|
+
"pinId": "schematic_port_169",
|
|
409
|
+
"x": 2.98,
|
|
410
|
+
"y": -3.4999999999999933
|
|
411
|
+
},
|
|
412
|
+
{
|
|
413
|
+
"pinId": "schematic_port_170",
|
|
414
|
+
"x": 2.98,
|
|
415
|
+
"y": -3.299999999999993
|
|
416
|
+
},
|
|
417
|
+
{
|
|
418
|
+
"pinId": "schematic_port_171",
|
|
419
|
+
"x": 2.98,
|
|
420
|
+
"y": -3.099999999999993
|
|
421
|
+
},
|
|
422
|
+
{
|
|
423
|
+
"pinId": "schematic_port_172",
|
|
424
|
+
"x": 2.98,
|
|
425
|
+
"y": -2.899999999999993
|
|
426
|
+
},
|
|
427
|
+
{
|
|
428
|
+
"pinId": "schematic_port_173",
|
|
429
|
+
"x": 2.98,
|
|
430
|
+
"y": -2.6999999999999926
|
|
431
|
+
},
|
|
432
|
+
{
|
|
433
|
+
"pinId": "schematic_port_174",
|
|
434
|
+
"x": 2.98,
|
|
435
|
+
"y": -2.4999999999999925
|
|
436
|
+
},
|
|
437
|
+
{
|
|
438
|
+
"pinId": "schematic_port_175",
|
|
439
|
+
"x": 2.98,
|
|
440
|
+
"y": -2.2999999999999927
|
|
441
|
+
},
|
|
442
|
+
{
|
|
443
|
+
"pinId": "schematic_port_176",
|
|
444
|
+
"x": 2.98,
|
|
445
|
+
"y": -2.0999999999999925
|
|
446
|
+
},
|
|
447
|
+
{
|
|
448
|
+
"pinId": "schematic_port_177",
|
|
449
|
+
"x": 2.98,
|
|
450
|
+
"y": -1.8999999999999924
|
|
451
|
+
},
|
|
452
|
+
{
|
|
453
|
+
"pinId": "schematic_port_178",
|
|
454
|
+
"x": 2.98,
|
|
455
|
+
"y": -1.6999999999999922
|
|
456
|
+
},
|
|
457
|
+
{
|
|
458
|
+
"pinId": "schematic_port_179",
|
|
459
|
+
"x": 2.98,
|
|
460
|
+
"y": -1.499999999999992
|
|
461
|
+
},
|
|
462
|
+
{
|
|
463
|
+
"pinId": "schematic_port_180",
|
|
464
|
+
"x": 2.98,
|
|
465
|
+
"y": -1.2999999999999918
|
|
466
|
+
},
|
|
467
|
+
{
|
|
468
|
+
"pinId": "schematic_port_181",
|
|
469
|
+
"x": 2.98,
|
|
470
|
+
"y": -1.0999999999999917
|
|
471
|
+
},
|
|
472
|
+
{
|
|
473
|
+
"pinId": "schematic_port_182",
|
|
474
|
+
"x": 2.98,
|
|
475
|
+
"y": -0.8999999999999915
|
|
476
|
+
},
|
|
477
|
+
{
|
|
478
|
+
"pinId": "schematic_port_183",
|
|
479
|
+
"x": 2.98,
|
|
480
|
+
"y": -0.6999999999999913
|
|
481
|
+
},
|
|
482
|
+
{
|
|
483
|
+
"pinId": "schematic_port_184",
|
|
484
|
+
"x": 2.98,
|
|
485
|
+
"y": -0.4999999999999911
|
|
486
|
+
},
|
|
487
|
+
{
|
|
488
|
+
"pinId": "schematic_port_185",
|
|
489
|
+
"x": 2.98,
|
|
490
|
+
"y": -0.29999999999999094
|
|
491
|
+
},
|
|
492
|
+
{
|
|
493
|
+
"pinId": "schematic_port_186",
|
|
494
|
+
"x": 2.98,
|
|
495
|
+
"y": -0.09999999999999076
|
|
496
|
+
},
|
|
497
|
+
{
|
|
498
|
+
"pinId": "schematic_port_187",
|
|
499
|
+
"x": 2.98,
|
|
500
|
+
"y": 0.10000000000000941
|
|
501
|
+
},
|
|
502
|
+
{
|
|
503
|
+
"pinId": "schematic_port_188",
|
|
504
|
+
"x": 2.98,
|
|
505
|
+
"y": 0.3000000000000096
|
|
506
|
+
},
|
|
507
|
+
{
|
|
508
|
+
"pinId": "schematic_port_189",
|
|
509
|
+
"x": 2.98,
|
|
510
|
+
"y": 0.5000000000000098
|
|
511
|
+
},
|
|
512
|
+
{
|
|
513
|
+
"pinId": "schematic_port_190",
|
|
514
|
+
"x": 2.98,
|
|
515
|
+
"y": 0.70000000000001
|
|
516
|
+
},
|
|
517
|
+
{
|
|
518
|
+
"pinId": "schematic_port_191",
|
|
519
|
+
"x": 2.98,
|
|
520
|
+
"y": 0.9000000000000101
|
|
521
|
+
},
|
|
522
|
+
{
|
|
523
|
+
"pinId": "schematic_port_192",
|
|
524
|
+
"x": 2.98,
|
|
525
|
+
"y": 1.1000000000000103
|
|
526
|
+
},
|
|
527
|
+
{
|
|
528
|
+
"pinId": "schematic_port_193",
|
|
529
|
+
"x": 2.98,
|
|
530
|
+
"y": 1.3000000000000105
|
|
531
|
+
},
|
|
532
|
+
{
|
|
533
|
+
"pinId": "schematic_port_194",
|
|
534
|
+
"x": 2.98,
|
|
535
|
+
"y": 1.5000000000000107
|
|
536
|
+
},
|
|
537
|
+
{
|
|
538
|
+
"pinId": "schematic_port_195",
|
|
539
|
+
"x": 2.98,
|
|
540
|
+
"y": 1.70000000000001
|
|
541
|
+
},
|
|
542
|
+
{
|
|
543
|
+
"pinId": "schematic_port_196",
|
|
544
|
+
"x": 2.98,
|
|
545
|
+
"y": 1.9000000000000092
|
|
546
|
+
},
|
|
547
|
+
{
|
|
548
|
+
"pinId": "schematic_port_197",
|
|
549
|
+
"x": 2.98,
|
|
550
|
+
"y": 2.1000000000000085
|
|
551
|
+
},
|
|
552
|
+
{
|
|
553
|
+
"pinId": "schematic_port_198",
|
|
554
|
+
"x": 2.98,
|
|
555
|
+
"y": 2.300000000000008
|
|
556
|
+
},
|
|
557
|
+
{
|
|
558
|
+
"pinId": "schematic_port_199",
|
|
559
|
+
"x": 2.98,
|
|
560
|
+
"y": 2.500000000000007
|
|
561
|
+
},
|
|
562
|
+
{
|
|
563
|
+
"pinId": "schematic_port_200",
|
|
564
|
+
"x": 2.98,
|
|
565
|
+
"y": 2.7000000000000064
|
|
566
|
+
},
|
|
567
|
+
{
|
|
568
|
+
"pinId": "schematic_port_201",
|
|
569
|
+
"x": 2.98,
|
|
570
|
+
"y": 2.9000000000000057
|
|
571
|
+
},
|
|
572
|
+
{
|
|
573
|
+
"pinId": "schematic_port_202",
|
|
574
|
+
"x": 2.98,
|
|
575
|
+
"y": 3.100000000000005
|
|
576
|
+
},
|
|
577
|
+
{
|
|
578
|
+
"pinId": "schematic_port_203",
|
|
579
|
+
"x": 2.98,
|
|
580
|
+
"y": 3.3000000000000043
|
|
581
|
+
},
|
|
582
|
+
{
|
|
583
|
+
"pinId": "schematic_port_204",
|
|
584
|
+
"x": 2.98,
|
|
585
|
+
"y": 3.5000000000000036
|
|
586
|
+
},
|
|
587
|
+
{
|
|
588
|
+
"pinId": "schematic_port_205",
|
|
589
|
+
"x": 2.98,
|
|
590
|
+
"y": 3.700000000000003
|
|
591
|
+
},
|
|
592
|
+
{
|
|
593
|
+
"pinId": "schematic_port_206",
|
|
594
|
+
"x": 2.98,
|
|
595
|
+
"y": 3.900000000000002
|
|
596
|
+
},
|
|
597
|
+
{
|
|
598
|
+
"pinId": "schematic_port_207",
|
|
599
|
+
"x": 2.98,
|
|
600
|
+
"y": 4.100000000000001
|
|
601
|
+
},
|
|
602
|
+
{
|
|
603
|
+
"pinId": "schematic_port_208",
|
|
604
|
+
"x": 2.98,
|
|
605
|
+
"y": 4.300000000000001
|
|
606
|
+
},
|
|
607
|
+
{
|
|
608
|
+
"pinId": "schematic_port_209",
|
|
609
|
+
"x": 2.98,
|
|
610
|
+
"y": 4.5
|
|
611
|
+
},
|
|
612
|
+
{
|
|
613
|
+
"pinId": "schematic_port_210",
|
|
614
|
+
"x": 2.98,
|
|
615
|
+
"y": 4.699999999999999
|
|
616
|
+
},
|
|
617
|
+
{
|
|
618
|
+
"pinId": "schematic_port_211",
|
|
619
|
+
"x": 2.98,
|
|
620
|
+
"y": 4.899999999999999
|
|
621
|
+
},
|
|
622
|
+
{
|
|
623
|
+
"pinId": "schematic_port_212",
|
|
624
|
+
"x": 2.98,
|
|
625
|
+
"y": 5.099999999999998
|
|
626
|
+
},
|
|
627
|
+
{
|
|
628
|
+
"pinId": "schematic_port_213",
|
|
629
|
+
"x": 2.98,
|
|
630
|
+
"y": 5.299999999999997
|
|
631
|
+
},
|
|
632
|
+
{
|
|
633
|
+
"pinId": "schematic_port_214",
|
|
634
|
+
"x": 2.98,
|
|
635
|
+
"y": 5.4999999999999964
|
|
636
|
+
},
|
|
637
|
+
{
|
|
638
|
+
"pinId": "schematic_port_215",
|
|
639
|
+
"x": 2.98,
|
|
640
|
+
"y": 5.699999999999996
|
|
641
|
+
},
|
|
642
|
+
{
|
|
643
|
+
"pinId": "schematic_port_216",
|
|
644
|
+
"x": 2.98,
|
|
645
|
+
"y": 5.899999999999995
|
|
646
|
+
},
|
|
647
|
+
{
|
|
648
|
+
"pinId": "schematic_port_217",
|
|
649
|
+
"x": 2.98,
|
|
650
|
+
"y": 6.099999999999994
|
|
651
|
+
},
|
|
652
|
+
{
|
|
653
|
+
"pinId": "schematic_port_218",
|
|
654
|
+
"x": 2.98,
|
|
655
|
+
"y": 6.299999999999994
|
|
656
|
+
}
|
|
657
|
+
],
|
|
658
|
+
"sectionId": "RV1106G2 core"
|
|
659
|
+
}
|
|
660
|
+
],
|
|
661
|
+
"directConnections": [],
|
|
662
|
+
"netConnections": [
|
|
663
|
+
{
|
|
664
|
+
"netId": "GND",
|
|
665
|
+
"netLabelWidth": 0.42,
|
|
666
|
+
"netLabelHeight": 0.48,
|
|
667
|
+
"pinIds": [
|
|
668
|
+
"schematic_port_126",
|
|
669
|
+
"schematic_port_218"
|
|
670
|
+
]
|
|
671
|
+
},
|
|
672
|
+
{
|
|
673
|
+
"netId": "VCC_3V3",
|
|
674
|
+
"netLabelWidth": 0.42,
|
|
675
|
+
"netLabelHeight": 0.96,
|
|
676
|
+
"pinIds": [
|
|
677
|
+
"schematic_port_102",
|
|
678
|
+
"schematic_port_108",
|
|
679
|
+
"schematic_port_117",
|
|
680
|
+
"schematic_port_132",
|
|
681
|
+
"schematic_port_150",
|
|
682
|
+
"schematic_port_170",
|
|
683
|
+
"schematic_port_177",
|
|
684
|
+
"schematic_port_190",
|
|
685
|
+
"schematic_port_197"
|
|
686
|
+
]
|
|
687
|
+
},
|
|
688
|
+
{
|
|
689
|
+
"netId": "VCC_1V8",
|
|
690
|
+
"netLabelWidth": 0.42,
|
|
691
|
+
"netLabelHeight": 0.96,
|
|
692
|
+
"pinIds": [
|
|
693
|
+
"schematic_port_90",
|
|
694
|
+
"schematic_port_113",
|
|
695
|
+
"schematic_port_120",
|
|
696
|
+
"schematic_port_142",
|
|
697
|
+
"schematic_port_159",
|
|
698
|
+
"schematic_port_185"
|
|
699
|
+
]
|
|
700
|
+
},
|
|
701
|
+
{
|
|
702
|
+
"netId": "VCC_DDR_1V35",
|
|
703
|
+
"netLabelWidth": 0.42,
|
|
704
|
+
"netLabelHeight": 1.56,
|
|
705
|
+
"pinIds": [
|
|
706
|
+
"schematic_port_138",
|
|
707
|
+
"schematic_port_139",
|
|
708
|
+
"schematic_port_145"
|
|
709
|
+
]
|
|
710
|
+
},
|
|
711
|
+
{
|
|
712
|
+
"netId": "VDD_0V9",
|
|
713
|
+
"netLabelWidth": 0.42,
|
|
714
|
+
"netLabelHeight": 0.96,
|
|
715
|
+
"pinIds": [
|
|
716
|
+
"schematic_port_99",
|
|
717
|
+
"schematic_port_140",
|
|
718
|
+
"schematic_port_143",
|
|
719
|
+
"schematic_port_144",
|
|
720
|
+
"schematic_port_156",
|
|
721
|
+
"schematic_port_160",
|
|
722
|
+
"schematic_port_171",
|
|
723
|
+
"schematic_port_192",
|
|
724
|
+
"schematic_port_204",
|
|
725
|
+
"schematic_port_205"
|
|
726
|
+
]
|
|
727
|
+
},
|
|
728
|
+
{
|
|
729
|
+
"netId": "CAM_MCLK",
|
|
730
|
+
"netLabelWidth": 1.08,
|
|
731
|
+
"pinIds": [
|
|
732
|
+
"schematic_port_91"
|
|
733
|
+
]
|
|
734
|
+
},
|
|
735
|
+
{
|
|
736
|
+
"netId": "CAM_RST",
|
|
737
|
+
"netLabelWidth": 0.96,
|
|
738
|
+
"pinIds": [
|
|
739
|
+
"schematic_port_92"
|
|
740
|
+
]
|
|
741
|
+
},
|
|
742
|
+
{
|
|
743
|
+
"netId": "FSPI_IO3",
|
|
744
|
+
"netLabelWidth": 1.08,
|
|
745
|
+
"pinIds": [
|
|
746
|
+
"schematic_port_128"
|
|
747
|
+
]
|
|
748
|
+
},
|
|
749
|
+
{
|
|
750
|
+
"netId": "FSPI_IO0",
|
|
751
|
+
"netLabelWidth": 1.08,
|
|
752
|
+
"pinIds": [
|
|
753
|
+
"schematic_port_130"
|
|
754
|
+
]
|
|
755
|
+
},
|
|
756
|
+
{
|
|
757
|
+
"netId": "FSPI_IO2",
|
|
758
|
+
"netLabelWidth": 1.08,
|
|
759
|
+
"pinIds": [
|
|
760
|
+
"schematic_port_133"
|
|
761
|
+
]
|
|
762
|
+
},
|
|
763
|
+
{
|
|
764
|
+
"netId": "FSPI_CS",
|
|
765
|
+
"netLabelWidth": 0.96,
|
|
766
|
+
"pinIds": [
|
|
767
|
+
"schematic_port_136"
|
|
768
|
+
]
|
|
769
|
+
},
|
|
770
|
+
{
|
|
771
|
+
"netId": "FSPI_CLK",
|
|
772
|
+
"netLabelWidth": 1.08,
|
|
773
|
+
"pinIds": [
|
|
774
|
+
"schematic_port_137"
|
|
775
|
+
]
|
|
776
|
+
},
|
|
777
|
+
{
|
|
778
|
+
"netId": "GPIO0_A2",
|
|
779
|
+
"netLabelWidth": 1.08,
|
|
780
|
+
"pinIds": [
|
|
781
|
+
"schematic_port_149"
|
|
782
|
+
]
|
|
783
|
+
},
|
|
784
|
+
{
|
|
785
|
+
"netId": "I2C1_SCL",
|
|
786
|
+
"netLabelWidth": 1.08,
|
|
787
|
+
"pinIds": [
|
|
788
|
+
"schematic_port_153"
|
|
789
|
+
]
|
|
790
|
+
},
|
|
791
|
+
{
|
|
792
|
+
"netId": "I2C1_SDA",
|
|
793
|
+
"netLabelWidth": 1.08,
|
|
794
|
+
"pinIds": [
|
|
795
|
+
"schematic_port_154"
|
|
796
|
+
]
|
|
797
|
+
},
|
|
798
|
+
{
|
|
799
|
+
"netId": "RESET_N",
|
|
800
|
+
"netLabelWidth": 0.96,
|
|
801
|
+
"pinIds": [
|
|
802
|
+
"schematic_port_155"
|
|
803
|
+
]
|
|
804
|
+
},
|
|
805
|
+
{
|
|
806
|
+
"netId": "GPIO1_A1",
|
|
807
|
+
"netLabelWidth": 1.08,
|
|
808
|
+
"pinIds": [
|
|
809
|
+
"schematic_port_162"
|
|
810
|
+
]
|
|
811
|
+
},
|
|
812
|
+
{
|
|
813
|
+
"netId": "ETH_RXN",
|
|
814
|
+
"netLabelWidth": 0.96,
|
|
815
|
+
"pinIds": [
|
|
816
|
+
"schematic_port_186"
|
|
817
|
+
]
|
|
818
|
+
},
|
|
819
|
+
{
|
|
820
|
+
"netId": "ETH_RXP",
|
|
821
|
+
"netLabelWidth": 0.96,
|
|
822
|
+
"pinIds": [
|
|
823
|
+
"schematic_port_187"
|
|
824
|
+
]
|
|
825
|
+
},
|
|
826
|
+
{
|
|
827
|
+
"netId": "ETH_TXN",
|
|
828
|
+
"netLabelWidth": 0.96,
|
|
829
|
+
"pinIds": [
|
|
830
|
+
"schematic_port_188"
|
|
831
|
+
]
|
|
832
|
+
},
|
|
833
|
+
{
|
|
834
|
+
"netId": "ETH_TXP",
|
|
835
|
+
"netLabelWidth": 0.96,
|
|
836
|
+
"pinIds": [
|
|
837
|
+
"schematic_port_189"
|
|
838
|
+
]
|
|
839
|
+
},
|
|
840
|
+
{
|
|
841
|
+
"netId": "ETH_REXT",
|
|
842
|
+
"netLabelWidth": 1.08,
|
|
843
|
+
"pinIds": [
|
|
844
|
+
"schematic_port_191"
|
|
845
|
+
]
|
|
846
|
+
}
|
|
847
|
+
],
|
|
848
|
+
"textBoxes": [
|
|
849
|
+
{
|
|
850
|
+
"chipId": "schematic_component_30",
|
|
851
|
+
"center": {
|
|
852
|
+
"x": -0.14000000000000012,
|
|
853
|
+
"y": -6.63
|
|
854
|
+
},
|
|
855
|
+
"width": 0.96,
|
|
856
|
+
"height": 0.17999999999999972,
|
|
857
|
+
"text": "RV1106G2"
|
|
858
|
+
},
|
|
859
|
+
{
|
|
860
|
+
"chipId": "schematic_component_30",
|
|
861
|
+
"center": {
|
|
862
|
+
"x": -0.5000000000000001,
|
|
863
|
+
"y": 6.615
|
|
864
|
+
},
|
|
865
|
+
"width": 0.36000000000000004,
|
|
866
|
+
"height": 0.2499999999999991,
|
|
867
|
+
"text": "U1"
|
|
868
|
+
}
|
|
869
|
+
],
|
|
870
|
+
"availableNetLabelOrientations": {
|
|
871
|
+
"FSPI_IO2": [
|
|
872
|
+
"x-",
|
|
873
|
+
"x+"
|
|
874
|
+
],
|
|
875
|
+
"ETH_REXT": [
|
|
876
|
+
"x-",
|
|
877
|
+
"x+"
|
|
878
|
+
],
|
|
879
|
+
"GND": [
|
|
880
|
+
"y-"
|
|
881
|
+
],
|
|
882
|
+
"VBUS_5V": [
|
|
883
|
+
"y+"
|
|
884
|
+
],
|
|
885
|
+
"VCC_3V3": [
|
|
886
|
+
"y+"
|
|
887
|
+
],
|
|
888
|
+
"VCC_1V8": [
|
|
889
|
+
"y+"
|
|
890
|
+
],
|
|
891
|
+
"VCC_DDR_1V35": [
|
|
892
|
+
"y+"
|
|
893
|
+
],
|
|
894
|
+
"VDD_0V9": [
|
|
895
|
+
"y+"
|
|
896
|
+
],
|
|
897
|
+
"B33_SW": [
|
|
898
|
+
"x-",
|
|
899
|
+
"x+"
|
|
900
|
+
],
|
|
901
|
+
"B33_FB": [
|
|
902
|
+
"x-",
|
|
903
|
+
"x+"
|
|
904
|
+
],
|
|
905
|
+
"B18_SW": [
|
|
906
|
+
"x-",
|
|
907
|
+
"x+"
|
|
908
|
+
],
|
|
909
|
+
"B18_FB": [
|
|
910
|
+
"x-",
|
|
911
|
+
"x+"
|
|
912
|
+
],
|
|
913
|
+
"BDD_SW": [
|
|
914
|
+
"x-",
|
|
915
|
+
"x+"
|
|
916
|
+
],
|
|
917
|
+
"BDD_FB": [
|
|
918
|
+
"x-",
|
|
919
|
+
"x+"
|
|
920
|
+
],
|
|
921
|
+
"B09_SW": [
|
|
922
|
+
"x-",
|
|
923
|
+
"x+"
|
|
924
|
+
],
|
|
925
|
+
"B09_FB": [
|
|
926
|
+
"x-",
|
|
927
|
+
"x+"
|
|
928
|
+
],
|
|
929
|
+
"RESET_N": [
|
|
930
|
+
"x-",
|
|
931
|
+
"x+"
|
|
932
|
+
],
|
|
933
|
+
"POWER_LED": [
|
|
934
|
+
"x-",
|
|
935
|
+
"x+"
|
|
936
|
+
],
|
|
937
|
+
"FSPI_IO3": [
|
|
938
|
+
"x-",
|
|
939
|
+
"x+"
|
|
940
|
+
],
|
|
941
|
+
"FSPI_IO0": [
|
|
942
|
+
"x-",
|
|
943
|
+
"x+"
|
|
944
|
+
],
|
|
945
|
+
"FSPI_CS": [
|
|
946
|
+
"x-",
|
|
947
|
+
"x+"
|
|
948
|
+
],
|
|
949
|
+
"FSPI_CLK": [
|
|
950
|
+
"x-",
|
|
951
|
+
"x+"
|
|
952
|
+
],
|
|
953
|
+
"USB_CC1": [
|
|
954
|
+
"x-",
|
|
955
|
+
"x+"
|
|
956
|
+
],
|
|
957
|
+
"USB_CC2": [
|
|
958
|
+
"x-",
|
|
959
|
+
"x+"
|
|
960
|
+
],
|
|
961
|
+
"USB_DM": [
|
|
962
|
+
"x-",
|
|
963
|
+
"x+"
|
|
964
|
+
],
|
|
965
|
+
"USB_DP": [
|
|
966
|
+
"x-",
|
|
967
|
+
"x+"
|
|
968
|
+
],
|
|
969
|
+
"ETH_RXN": [
|
|
970
|
+
"x-",
|
|
971
|
+
"x+"
|
|
972
|
+
],
|
|
973
|
+
"ETH_RXP": [
|
|
974
|
+
"x-",
|
|
975
|
+
"x+"
|
|
976
|
+
],
|
|
977
|
+
"ETH_TXN": [
|
|
978
|
+
"x-",
|
|
979
|
+
"x+"
|
|
980
|
+
],
|
|
981
|
+
"ETH_TXP": [
|
|
982
|
+
"x-",
|
|
983
|
+
"x+"
|
|
984
|
+
],
|
|
985
|
+
"ETH_TXP_J": [
|
|
986
|
+
"x-",
|
|
987
|
+
"x+"
|
|
988
|
+
],
|
|
989
|
+
"ETH_TXN_J": [
|
|
990
|
+
"x-",
|
|
991
|
+
"x+"
|
|
992
|
+
],
|
|
993
|
+
"ETH_RXP_J": [
|
|
994
|
+
"x-",
|
|
995
|
+
"x+"
|
|
996
|
+
],
|
|
997
|
+
"ETH_RXN_J": [
|
|
998
|
+
"x-",
|
|
999
|
+
"x+"
|
|
1000
|
+
],
|
|
1001
|
+
"ETH_CT_TX": [
|
|
1002
|
+
"x-",
|
|
1003
|
+
"x+"
|
|
1004
|
+
],
|
|
1005
|
+
"ETH_CT_RX": [
|
|
1006
|
+
"x-",
|
|
1007
|
+
"x+"
|
|
1008
|
+
],
|
|
1009
|
+
"CAM_MCLK": [
|
|
1010
|
+
"x-",
|
|
1011
|
+
"x+"
|
|
1012
|
+
],
|
|
1013
|
+
"CAM_MCLK_J": [
|
|
1014
|
+
"x-",
|
|
1015
|
+
"x+"
|
|
1016
|
+
],
|
|
1017
|
+
"CAM_RST": [
|
|
1018
|
+
"x-",
|
|
1019
|
+
"x+"
|
|
1020
|
+
],
|
|
1021
|
+
"CAM_RST_J": [
|
|
1022
|
+
"x-",
|
|
1023
|
+
"x+"
|
|
1024
|
+
],
|
|
1025
|
+
"I2C1_SCL_CAM": [
|
|
1026
|
+
"x-",
|
|
1027
|
+
"x+"
|
|
1028
|
+
],
|
|
1029
|
+
"I2C1_SDA_CAM": [
|
|
1030
|
+
"x-",
|
|
1031
|
+
"x+"
|
|
1032
|
+
],
|
|
1033
|
+
"GPIO0_A2": [
|
|
1034
|
+
"x-",
|
|
1035
|
+
"x+"
|
|
1036
|
+
],
|
|
1037
|
+
"I2C1_SCL": [
|
|
1038
|
+
"x-",
|
|
1039
|
+
"x+"
|
|
1040
|
+
],
|
|
1041
|
+
"I2C1_SDA": [
|
|
1042
|
+
"x-",
|
|
1043
|
+
"x+"
|
|
1044
|
+
],
|
|
1045
|
+
"GPIO1_A1": [
|
|
1046
|
+
"x-",
|
|
1047
|
+
"x+"
|
|
1048
|
+
]
|
|
1049
|
+
},
|
|
1050
|
+
"maxMspPairDistance": 2.4,
|
|
1051
|
+
"_hideRatsNet": false
|
|
1052
|
+
}
|