@tscircuit/eval 0.0.365 → 0.0.367

This diff represents the content of publicly available package versions that have been released to one of the supported registries. The information contained in this diff is provided for informational purposes only and reflects changes between package versions as they appear in their respective public registries.
@@ -406,12 +406,12 @@ declare function runTscircuitCode(filesystemOrCodeString: Record<string, string>
406
406
  error_type: "source_failed_to_create_component_error";
407
407
  source_failed_to_create_component_error_id: string;
408
408
  subcircuit_id?: string | undefined;
409
- component_name?: string | undefined;
410
- parent_source_component_id?: string | undefined;
411
409
  pcb_center?: {
412
410
  x?: number | undefined;
413
411
  y?: number | undefined;
414
412
  } | undefined;
413
+ component_name?: string | undefined;
414
+ parent_source_component_id?: string | undefined;
415
415
  schematic_center?: {
416
416
  x?: number | undefined;
417
417
  y?: number | undefined;
@@ -1350,6 +1350,19 @@ declare function runTscircuitCode(filesystemOrCodeString: Record<string, string>
1350
1350
  pcb_port_ids: string[];
1351
1351
  pcb_port_not_connected_error_id: string;
1352
1352
  subcircuit_id?: string | undefined;
1353
+ } | {
1354
+ message: string;
1355
+ type: "pcb_via_clearance_error";
1356
+ error_type: "pcb_via_clearance_error";
1357
+ pcb_error_id: string;
1358
+ pcb_via_ids: string[];
1359
+ subcircuit_id?: string | undefined;
1360
+ minimum_clearance?: number | undefined;
1361
+ actual_clearance?: number | undefined;
1362
+ pcb_center?: {
1363
+ x?: number | undefined;
1364
+ y?: number | undefined;
1365
+ } | undefined;
1353
1366
  } | {
1354
1367
  type: "pcb_fabrication_note_path";
1355
1368
  pcb_component_id: string;
@@ -1546,8 +1559,8 @@ declare function runTscircuitCode(filesystemOrCodeString: Record<string, string>
1546
1559
  subcircuit_id?: string | undefined;
1547
1560
  schematic_component_id?: string | undefined;
1548
1561
  } | {
1549
- anchor: "top" | "bottom" | "center" | "top_left" | "top_center" | "top_right" | "center_left" | "center_right" | "bottom_left" | "bottom_center" | "bottom_right" | "left" | "right";
1550
1562
  type: "schematic_text";
1563
+ anchor: "top" | "bottom" | "center" | "top_left" | "top_center" | "top_right" | "center_left" | "center_right" | "bottom_left" | "bottom_center" | "bottom_right" | "left" | "right";
1551
1564
  rotation: number;
1552
1565
  text: string;
1553
1566
  font_size: number;
@@ -1918,18 +1931,35 @@ declare function runTscircuitCode(filesystemOrCodeString: Record<string, string>
1918
1931
  name: string;
1919
1932
  simulation_experiment_id: string;
1920
1933
  experiment_type: "spice_dc_sweep" | "spice_dc_operating_point" | "spice_transient_analysis" | "spice_ac_analysis";
1934
+ time_per_step?: number | undefined;
1935
+ start_time_ms?: number | undefined;
1936
+ end_time_ms?: number | undefined;
1921
1937
  } | {
1922
1938
  type: "simulation_transient_voltage_graph";
1923
1939
  simulation_experiment_id: string;
1924
- simulation_transient_voltage_graph_id: string;
1925
- voltage_levels: number[];
1926
1940
  time_per_step: number;
1927
1941
  start_time_ms: number;
1928
1942
  end_time_ms: number;
1943
+ simulation_transient_voltage_graph_id: string;
1944
+ voltage_levels: number[];
1929
1945
  name?: string | undefined;
1946
+ subcircuit_connectivity_map_key?: string | undefined;
1930
1947
  schematic_voltage_probe_id?: string | undefined;
1931
1948
  timestamps_ms?: number[] | undefined;
1932
- subcircuit_connecivity_map_key?: string | undefined;
1949
+ } | {
1950
+ type: "simulation_switch";
1951
+ simulation_switch_id: string;
1952
+ closes_at?: number | undefined;
1953
+ opens_at?: number | undefined;
1954
+ starts_closed?: boolean | undefined;
1955
+ switching_frequency?: number | undefined;
1956
+ } | {
1957
+ type: "simulation_voltage_probe";
1958
+ simulation_voltage_probe_id: string;
1959
+ name?: string | undefined;
1960
+ subcircuit_id?: string | undefined;
1961
+ source_port_id?: string | undefined;
1962
+ source_net_id?: string | undefined;
1933
1963
  })[]>;
1934
1964
 
1935
1965
  declare const runTscircuitModule: (module: string, opts?: {
@@ -2245,12 +2275,12 @@ declare const runTscircuitModule: (module: string, opts?: {
2245
2275
  error_type: "source_failed_to_create_component_error";
2246
2276
  source_failed_to_create_component_error_id: string;
2247
2277
  subcircuit_id?: string | undefined;
2248
- component_name?: string | undefined;
2249
- parent_source_component_id?: string | undefined;
2250
2278
  pcb_center?: {
2251
2279
  x?: number | undefined;
2252
2280
  y?: number | undefined;
2253
2281
  } | undefined;
2282
+ component_name?: string | undefined;
2283
+ parent_source_component_id?: string | undefined;
2254
2284
  schematic_center?: {
2255
2285
  x?: number | undefined;
2256
2286
  y?: number | undefined;
@@ -3189,6 +3219,19 @@ declare const runTscircuitModule: (module: string, opts?: {
3189
3219
  pcb_port_ids: string[];
3190
3220
  pcb_port_not_connected_error_id: string;
3191
3221
  subcircuit_id?: string | undefined;
3222
+ } | {
3223
+ message: string;
3224
+ type: "pcb_via_clearance_error";
3225
+ error_type: "pcb_via_clearance_error";
3226
+ pcb_error_id: string;
3227
+ pcb_via_ids: string[];
3228
+ subcircuit_id?: string | undefined;
3229
+ minimum_clearance?: number | undefined;
3230
+ actual_clearance?: number | undefined;
3231
+ pcb_center?: {
3232
+ x?: number | undefined;
3233
+ y?: number | undefined;
3234
+ } | undefined;
3192
3235
  } | {
3193
3236
  type: "pcb_fabrication_note_path";
3194
3237
  pcb_component_id: string;
@@ -3385,8 +3428,8 @@ declare const runTscircuitModule: (module: string, opts?: {
3385
3428
  subcircuit_id?: string | undefined;
3386
3429
  schematic_component_id?: string | undefined;
3387
3430
  } | {
3388
- anchor: "top" | "bottom" | "center" | "top_left" | "top_center" | "top_right" | "center_left" | "center_right" | "bottom_left" | "bottom_center" | "bottom_right" | "left" | "right";
3389
3431
  type: "schematic_text";
3432
+ anchor: "top" | "bottom" | "center" | "top_left" | "top_center" | "top_right" | "center_left" | "center_right" | "bottom_left" | "bottom_center" | "bottom_right" | "left" | "right";
3390
3433
  rotation: number;
3391
3434
  text: string;
3392
3435
  font_size: number;
@@ -3757,18 +3800,35 @@ declare const runTscircuitModule: (module: string, opts?: {
3757
3800
  name: string;
3758
3801
  simulation_experiment_id: string;
3759
3802
  experiment_type: "spice_dc_sweep" | "spice_dc_operating_point" | "spice_transient_analysis" | "spice_ac_analysis";
3803
+ time_per_step?: number | undefined;
3804
+ start_time_ms?: number | undefined;
3805
+ end_time_ms?: number | undefined;
3760
3806
  } | {
3761
3807
  type: "simulation_transient_voltage_graph";
3762
3808
  simulation_experiment_id: string;
3763
- simulation_transient_voltage_graph_id: string;
3764
- voltage_levels: number[];
3765
3809
  time_per_step: number;
3766
3810
  start_time_ms: number;
3767
3811
  end_time_ms: number;
3812
+ simulation_transient_voltage_graph_id: string;
3813
+ voltage_levels: number[];
3768
3814
  name?: string | undefined;
3815
+ subcircuit_connectivity_map_key?: string | undefined;
3769
3816
  schematic_voltage_probe_id?: string | undefined;
3770
3817
  timestamps_ms?: number[] | undefined;
3771
- subcircuit_connecivity_map_key?: string | undefined;
3818
+ } | {
3819
+ type: "simulation_switch";
3820
+ simulation_switch_id: string;
3821
+ closes_at?: number | undefined;
3822
+ opens_at?: number | undefined;
3823
+ starts_closed?: boolean | undefined;
3824
+ switching_frequency?: number | undefined;
3825
+ } | {
3826
+ type: "simulation_voltage_probe";
3827
+ simulation_voltage_probe_id: string;
3828
+ name?: string | undefined;
3829
+ subcircuit_id?: string | undefined;
3830
+ source_port_id?: string | undefined;
3831
+ source_net_id?: string | undefined;
3772
3832
  })[]>;
3773
3833
 
3774
3834
  declare const STATIC_ASSET_EXTENSIONS: string[];
@@ -422,12 +422,12 @@ declare function runTscircuitCode(filesystemOrCodeString: Record<string, string>
422
422
  error_type: "source_failed_to_create_component_error";
423
423
  source_failed_to_create_component_error_id: string;
424
424
  subcircuit_id?: string | undefined;
425
- component_name?: string | undefined;
426
- parent_source_component_id?: string | undefined;
427
425
  pcb_center?: {
428
426
  x?: number | undefined;
429
427
  y?: number | undefined;
430
428
  } | undefined;
429
+ component_name?: string | undefined;
430
+ parent_source_component_id?: string | undefined;
431
431
  schematic_center?: {
432
432
  x?: number | undefined;
433
433
  y?: number | undefined;
@@ -1366,6 +1366,19 @@ declare function runTscircuitCode(filesystemOrCodeString: Record<string, string>
1366
1366
  pcb_port_ids: string[];
1367
1367
  pcb_port_not_connected_error_id: string;
1368
1368
  subcircuit_id?: string | undefined;
1369
+ } | {
1370
+ message: string;
1371
+ type: "pcb_via_clearance_error";
1372
+ error_type: "pcb_via_clearance_error";
1373
+ pcb_error_id: string;
1374
+ pcb_via_ids: string[];
1375
+ subcircuit_id?: string | undefined;
1376
+ minimum_clearance?: number | undefined;
1377
+ actual_clearance?: number | undefined;
1378
+ pcb_center?: {
1379
+ x?: number | undefined;
1380
+ y?: number | undefined;
1381
+ } | undefined;
1369
1382
  } | {
1370
1383
  type: "pcb_fabrication_note_path";
1371
1384
  pcb_component_id: string;
@@ -1562,8 +1575,8 @@ declare function runTscircuitCode(filesystemOrCodeString: Record<string, string>
1562
1575
  subcircuit_id?: string | undefined;
1563
1576
  schematic_component_id?: string | undefined;
1564
1577
  } | {
1565
- anchor: "top" | "bottom" | "center" | "top_left" | "top_center" | "top_right" | "center_left" | "center_right" | "bottom_left" | "bottom_center" | "bottom_right" | "left" | "right";
1566
1578
  type: "schematic_text";
1579
+ anchor: "top" | "bottom" | "center" | "top_left" | "top_center" | "top_right" | "center_left" | "center_right" | "bottom_left" | "bottom_center" | "bottom_right" | "left" | "right";
1567
1580
  rotation: number;
1568
1581
  text: string;
1569
1582
  font_size: number;
@@ -1934,18 +1947,35 @@ declare function runTscircuitCode(filesystemOrCodeString: Record<string, string>
1934
1947
  name: string;
1935
1948
  simulation_experiment_id: string;
1936
1949
  experiment_type: "spice_dc_sweep" | "spice_dc_operating_point" | "spice_transient_analysis" | "spice_ac_analysis";
1950
+ time_per_step?: number | undefined;
1951
+ start_time_ms?: number | undefined;
1952
+ end_time_ms?: number | undefined;
1937
1953
  } | {
1938
1954
  type: "simulation_transient_voltage_graph";
1939
1955
  simulation_experiment_id: string;
1940
- simulation_transient_voltage_graph_id: string;
1941
- voltage_levels: number[];
1942
1956
  time_per_step: number;
1943
1957
  start_time_ms: number;
1944
1958
  end_time_ms: number;
1959
+ simulation_transient_voltage_graph_id: string;
1960
+ voltage_levels: number[];
1945
1961
  name?: string | undefined;
1962
+ subcircuit_connectivity_map_key?: string | undefined;
1946
1963
  schematic_voltage_probe_id?: string | undefined;
1947
1964
  timestamps_ms?: number[] | undefined;
1948
- subcircuit_connecivity_map_key?: string | undefined;
1965
+ } | {
1966
+ type: "simulation_switch";
1967
+ simulation_switch_id: string;
1968
+ closes_at?: number | undefined;
1969
+ opens_at?: number | undefined;
1970
+ starts_closed?: boolean | undefined;
1971
+ switching_frequency?: number | undefined;
1972
+ } | {
1973
+ type: "simulation_voltage_probe";
1974
+ simulation_voltage_probe_id: string;
1975
+ name?: string | undefined;
1976
+ subcircuit_id?: string | undefined;
1977
+ source_port_id?: string | undefined;
1978
+ source_net_id?: string | undefined;
1949
1979
  })[]>;
1950
1980
 
1951
1981
  declare const runTscircuitModule: (module: string, opts?: {
@@ -2261,12 +2291,12 @@ declare const runTscircuitModule: (module: string, opts?: {
2261
2291
  error_type: "source_failed_to_create_component_error";
2262
2292
  source_failed_to_create_component_error_id: string;
2263
2293
  subcircuit_id?: string | undefined;
2264
- component_name?: string | undefined;
2265
- parent_source_component_id?: string | undefined;
2266
2294
  pcb_center?: {
2267
2295
  x?: number | undefined;
2268
2296
  y?: number | undefined;
2269
2297
  } | undefined;
2298
+ component_name?: string | undefined;
2299
+ parent_source_component_id?: string | undefined;
2270
2300
  schematic_center?: {
2271
2301
  x?: number | undefined;
2272
2302
  y?: number | undefined;
@@ -3205,6 +3235,19 @@ declare const runTscircuitModule: (module: string, opts?: {
3205
3235
  pcb_port_ids: string[];
3206
3236
  pcb_port_not_connected_error_id: string;
3207
3237
  subcircuit_id?: string | undefined;
3238
+ } | {
3239
+ message: string;
3240
+ type: "pcb_via_clearance_error";
3241
+ error_type: "pcb_via_clearance_error";
3242
+ pcb_error_id: string;
3243
+ pcb_via_ids: string[];
3244
+ subcircuit_id?: string | undefined;
3245
+ minimum_clearance?: number | undefined;
3246
+ actual_clearance?: number | undefined;
3247
+ pcb_center?: {
3248
+ x?: number | undefined;
3249
+ y?: number | undefined;
3250
+ } | undefined;
3208
3251
  } | {
3209
3252
  type: "pcb_fabrication_note_path";
3210
3253
  pcb_component_id: string;
@@ -3401,8 +3444,8 @@ declare const runTscircuitModule: (module: string, opts?: {
3401
3444
  subcircuit_id?: string | undefined;
3402
3445
  schematic_component_id?: string | undefined;
3403
3446
  } | {
3404
- anchor: "top" | "bottom" | "center" | "top_left" | "top_center" | "top_right" | "center_left" | "center_right" | "bottom_left" | "bottom_center" | "bottom_right" | "left" | "right";
3405
3447
  type: "schematic_text";
3448
+ anchor: "top" | "bottom" | "center" | "top_left" | "top_center" | "top_right" | "center_left" | "center_right" | "bottom_left" | "bottom_center" | "bottom_right" | "left" | "right";
3406
3449
  rotation: number;
3407
3450
  text: string;
3408
3451
  font_size: number;
@@ -3773,18 +3816,35 @@ declare const runTscircuitModule: (module: string, opts?: {
3773
3816
  name: string;
3774
3817
  simulation_experiment_id: string;
3775
3818
  experiment_type: "spice_dc_sweep" | "spice_dc_operating_point" | "spice_transient_analysis" | "spice_ac_analysis";
3819
+ time_per_step?: number | undefined;
3820
+ start_time_ms?: number | undefined;
3821
+ end_time_ms?: number | undefined;
3776
3822
  } | {
3777
3823
  type: "simulation_transient_voltage_graph";
3778
3824
  simulation_experiment_id: string;
3779
- simulation_transient_voltage_graph_id: string;
3780
- voltage_levels: number[];
3781
3825
  time_per_step: number;
3782
3826
  start_time_ms: number;
3783
3827
  end_time_ms: number;
3828
+ simulation_transient_voltage_graph_id: string;
3829
+ voltage_levels: number[];
3784
3830
  name?: string | undefined;
3831
+ subcircuit_connectivity_map_key?: string | undefined;
3785
3832
  schematic_voltage_probe_id?: string | undefined;
3786
3833
  timestamps_ms?: number[] | undefined;
3787
- subcircuit_connecivity_map_key?: string | undefined;
3834
+ } | {
3835
+ type: "simulation_switch";
3836
+ simulation_switch_id: string;
3837
+ closes_at?: number | undefined;
3838
+ opens_at?: number | undefined;
3839
+ starts_closed?: boolean | undefined;
3840
+ switching_frequency?: number | undefined;
3841
+ } | {
3842
+ type: "simulation_voltage_probe";
3843
+ simulation_voltage_probe_id: string;
3844
+ name?: string | undefined;
3845
+ subcircuit_id?: string | undefined;
3846
+ source_port_id?: string | undefined;
3847
+ source_net_id?: string | undefined;
3788
3848
  })[]>;
3789
3849
 
3790
3850
  declare const STATIC_ASSET_EXTENSIONS: string[];