@tscircuit/autorouting-dataset-01 1.0.5
This diff represents the content of publicly available package versions that have been released to one of the supported registries. The information contained in this diff is provided for informational purposes only and reflects changes between package versions as they appear in their respective public registries.
- package/LICENSE +21 -0
- package/README.md +24 -0
- package/lib/dataset/circuit002.simple-route-before.json +2632 -0
- package/lib/dataset/circuit003.simple-route-before.json +3340 -0
- package/lib/dataset/circuit004.simple-route-before.json +3340 -0
- package/lib/dataset/circuit005.simple-route-before.json +458 -0
- package/lib/dataset/circuit006.simple-route-before.json +561 -0
- package/lib/dataset/circuit007.simple-route-before.json +484 -0
- package/lib/dataset/circuit010.simple-route-before.json +1717 -0
- package/lib/dataset/circuit011.simple-route-before.json +874 -0
- package/lib/dataset/circuit012.simple-route-before.json +648 -0
- package/lib/dataset/circuit013.simple-route-before.json +478 -0
- package/lib/dataset/circuit014.simple-route-before.json +722 -0
- package/lib/dataset/circuit015.simple-route-before.json +1231 -0
- package/lib/dataset/circuit018.simple-route-before.json +518 -0
- package/lib/dataset/circuit020.simple-route-before.json +443 -0
- package/lib/dataset/index.ts +14 -0
- package/package.json +43 -0
|
@@ -0,0 +1,478 @@
|
|
|
1
|
+
{
|
|
2
|
+
"bounds": {
|
|
3
|
+
"minX": -10,
|
|
4
|
+
"maxX": 10,
|
|
5
|
+
"minY": -9,
|
|
6
|
+
"maxY": 9
|
|
7
|
+
},
|
|
8
|
+
"obstacles": [
|
|
9
|
+
{
|
|
10
|
+
"type": "rect",
|
|
11
|
+
"layers": [
|
|
12
|
+
"top"
|
|
13
|
+
],
|
|
14
|
+
"center": {
|
|
15
|
+
"x": 2.175,
|
|
16
|
+
"y": 4
|
|
17
|
+
},
|
|
18
|
+
"width": 0.8,
|
|
19
|
+
"height": 0.95,
|
|
20
|
+
"connectedTo": [
|
|
21
|
+
"pcb_smtpad_0",
|
|
22
|
+
"connectivity_net20",
|
|
23
|
+
"source_trace_8",
|
|
24
|
+
"source_port_8",
|
|
25
|
+
"source_trace_4",
|
|
26
|
+
"source_port_4",
|
|
27
|
+
"source_trace_0",
|
|
28
|
+
"source_port_0",
|
|
29
|
+
"source_net_0",
|
|
30
|
+
"pcb_plated_hole_0",
|
|
31
|
+
"pcb_port_0",
|
|
32
|
+
"pcb_smtpad_0",
|
|
33
|
+
"pcb_port_4",
|
|
34
|
+
"pcb_smtpad_4",
|
|
35
|
+
"pcb_port_8"
|
|
36
|
+
]
|
|
37
|
+
},
|
|
38
|
+
{
|
|
39
|
+
"type": "rect",
|
|
40
|
+
"layers": [
|
|
41
|
+
"top"
|
|
42
|
+
],
|
|
43
|
+
"center": {
|
|
44
|
+
"x": 3.825,
|
|
45
|
+
"y": 4
|
|
46
|
+
},
|
|
47
|
+
"width": 0.8,
|
|
48
|
+
"height": 0.95,
|
|
49
|
+
"connectedTo": [
|
|
50
|
+
"pcb_smtpad_1",
|
|
51
|
+
"connectivity_net16",
|
|
52
|
+
"source_trace_6",
|
|
53
|
+
"source_port_6",
|
|
54
|
+
"source_trace_5",
|
|
55
|
+
"source_port_5",
|
|
56
|
+
"source_trace_2",
|
|
57
|
+
"source_port_2",
|
|
58
|
+
"source_net_2",
|
|
59
|
+
"pcb_plated_hole_2",
|
|
60
|
+
"pcb_port_2",
|
|
61
|
+
"pcb_smtpad_1",
|
|
62
|
+
"pcb_port_5",
|
|
63
|
+
"pcb_smtpad_2",
|
|
64
|
+
"pcb_port_6"
|
|
65
|
+
]
|
|
66
|
+
},
|
|
67
|
+
{
|
|
68
|
+
"type": "rect",
|
|
69
|
+
"layers": [
|
|
70
|
+
"top"
|
|
71
|
+
],
|
|
72
|
+
"center": {
|
|
73
|
+
"x": 7.175,
|
|
74
|
+
"y": 4
|
|
75
|
+
},
|
|
76
|
+
"width": 0.8,
|
|
77
|
+
"height": 0.95,
|
|
78
|
+
"connectedTo": [
|
|
79
|
+
"pcb_smtpad_2",
|
|
80
|
+
"connectivity_net16",
|
|
81
|
+
"source_trace_6",
|
|
82
|
+
"source_port_6",
|
|
83
|
+
"source_trace_5",
|
|
84
|
+
"source_port_5",
|
|
85
|
+
"source_trace_2",
|
|
86
|
+
"source_port_2",
|
|
87
|
+
"source_net_2",
|
|
88
|
+
"pcb_plated_hole_2",
|
|
89
|
+
"pcb_port_2",
|
|
90
|
+
"pcb_smtpad_1",
|
|
91
|
+
"pcb_port_5",
|
|
92
|
+
"pcb_smtpad_2",
|
|
93
|
+
"pcb_port_6"
|
|
94
|
+
]
|
|
95
|
+
},
|
|
96
|
+
{
|
|
97
|
+
"type": "rect",
|
|
98
|
+
"layers": [
|
|
99
|
+
"top"
|
|
100
|
+
],
|
|
101
|
+
"center": {
|
|
102
|
+
"x": 8.825,
|
|
103
|
+
"y": 4
|
|
104
|
+
},
|
|
105
|
+
"width": 0.8,
|
|
106
|
+
"height": 0.95,
|
|
107
|
+
"connectedTo": [
|
|
108
|
+
"pcb_smtpad_3",
|
|
109
|
+
"connectivity_net26",
|
|
110
|
+
"source_trace_11",
|
|
111
|
+
"source_port_11",
|
|
112
|
+
"source_trace_7",
|
|
113
|
+
"source_port_7",
|
|
114
|
+
"source_trace_1",
|
|
115
|
+
"source_port_1",
|
|
116
|
+
"source_net_1",
|
|
117
|
+
"pcb_plated_hole_1",
|
|
118
|
+
"pcb_port_1",
|
|
119
|
+
"pcb_smtpad_3",
|
|
120
|
+
"pcb_port_7",
|
|
121
|
+
"pcb_smtpad_7",
|
|
122
|
+
"pcb_port_11"
|
|
123
|
+
]
|
|
124
|
+
},
|
|
125
|
+
{
|
|
126
|
+
"type": "rect",
|
|
127
|
+
"layers": [
|
|
128
|
+
"top"
|
|
129
|
+
],
|
|
130
|
+
"center": {
|
|
131
|
+
"x": 2.175,
|
|
132
|
+
"y": -4
|
|
133
|
+
},
|
|
134
|
+
"width": 0.8,
|
|
135
|
+
"height": 0.95,
|
|
136
|
+
"connectedTo": [
|
|
137
|
+
"pcb_smtpad_4",
|
|
138
|
+
"connectivity_net20",
|
|
139
|
+
"source_trace_8",
|
|
140
|
+
"source_port_8",
|
|
141
|
+
"source_trace_4",
|
|
142
|
+
"source_port_4",
|
|
143
|
+
"source_trace_0",
|
|
144
|
+
"source_port_0",
|
|
145
|
+
"source_net_0",
|
|
146
|
+
"pcb_plated_hole_0",
|
|
147
|
+
"pcb_port_0",
|
|
148
|
+
"pcb_smtpad_0",
|
|
149
|
+
"pcb_port_4",
|
|
150
|
+
"pcb_smtpad_4",
|
|
151
|
+
"pcb_port_8"
|
|
152
|
+
]
|
|
153
|
+
},
|
|
154
|
+
{
|
|
155
|
+
"type": "rect",
|
|
156
|
+
"layers": [
|
|
157
|
+
"top"
|
|
158
|
+
],
|
|
159
|
+
"center": {
|
|
160
|
+
"x": 3.825,
|
|
161
|
+
"y": -4
|
|
162
|
+
},
|
|
163
|
+
"width": 0.8,
|
|
164
|
+
"height": 0.95,
|
|
165
|
+
"connectedTo": [
|
|
166
|
+
"pcb_smtpad_5",
|
|
167
|
+
"connectivity_net24",
|
|
168
|
+
"source_trace_10",
|
|
169
|
+
"source_port_10",
|
|
170
|
+
"source_trace_9",
|
|
171
|
+
"source_port_9",
|
|
172
|
+
"source_trace_3",
|
|
173
|
+
"source_port_3",
|
|
174
|
+
"source_net_3",
|
|
175
|
+
"pcb_plated_hole_3",
|
|
176
|
+
"pcb_port_3",
|
|
177
|
+
"pcb_smtpad_5",
|
|
178
|
+
"pcb_port_9",
|
|
179
|
+
"pcb_smtpad_6",
|
|
180
|
+
"pcb_port_10"
|
|
181
|
+
]
|
|
182
|
+
},
|
|
183
|
+
{
|
|
184
|
+
"type": "rect",
|
|
185
|
+
"layers": [
|
|
186
|
+
"top"
|
|
187
|
+
],
|
|
188
|
+
"center": {
|
|
189
|
+
"x": 7.175,
|
|
190
|
+
"y": -4
|
|
191
|
+
},
|
|
192
|
+
"width": 0.8,
|
|
193
|
+
"height": 0.95,
|
|
194
|
+
"connectedTo": [
|
|
195
|
+
"pcb_smtpad_6",
|
|
196
|
+
"connectivity_net24",
|
|
197
|
+
"source_trace_10",
|
|
198
|
+
"source_port_10",
|
|
199
|
+
"source_trace_9",
|
|
200
|
+
"source_port_9",
|
|
201
|
+
"source_trace_3",
|
|
202
|
+
"source_port_3",
|
|
203
|
+
"source_net_3",
|
|
204
|
+
"pcb_plated_hole_3",
|
|
205
|
+
"pcb_port_3",
|
|
206
|
+
"pcb_smtpad_5",
|
|
207
|
+
"pcb_port_9",
|
|
208
|
+
"pcb_smtpad_6",
|
|
209
|
+
"pcb_port_10"
|
|
210
|
+
]
|
|
211
|
+
},
|
|
212
|
+
{
|
|
213
|
+
"type": "rect",
|
|
214
|
+
"layers": [
|
|
215
|
+
"top"
|
|
216
|
+
],
|
|
217
|
+
"center": {
|
|
218
|
+
"x": 8.825,
|
|
219
|
+
"y": -4
|
|
220
|
+
},
|
|
221
|
+
"width": 0.8,
|
|
222
|
+
"height": 0.95,
|
|
223
|
+
"connectedTo": [
|
|
224
|
+
"pcb_smtpad_7",
|
|
225
|
+
"connectivity_net26",
|
|
226
|
+
"source_trace_11",
|
|
227
|
+
"source_port_11",
|
|
228
|
+
"source_trace_7",
|
|
229
|
+
"source_port_7",
|
|
230
|
+
"source_trace_1",
|
|
231
|
+
"source_port_1",
|
|
232
|
+
"source_net_1",
|
|
233
|
+
"pcb_plated_hole_1",
|
|
234
|
+
"pcb_port_1",
|
|
235
|
+
"pcb_smtpad_3",
|
|
236
|
+
"pcb_port_7",
|
|
237
|
+
"pcb_smtpad_7",
|
|
238
|
+
"pcb_port_11"
|
|
239
|
+
]
|
|
240
|
+
},
|
|
241
|
+
{
|
|
242
|
+
"type": "rect",
|
|
243
|
+
"layers": [
|
|
244
|
+
"top",
|
|
245
|
+
"inner1",
|
|
246
|
+
"inner2",
|
|
247
|
+
"bottom"
|
|
248
|
+
],
|
|
249
|
+
"center": {
|
|
250
|
+
"x": -6,
|
|
251
|
+
"y": -3.81
|
|
252
|
+
},
|
|
253
|
+
"width": 1.5,
|
|
254
|
+
"height": 1.5,
|
|
255
|
+
"connectedTo": [
|
|
256
|
+
"pcb_plated_hole_0",
|
|
257
|
+
"connectivity_net20",
|
|
258
|
+
"source_trace_8",
|
|
259
|
+
"source_port_8",
|
|
260
|
+
"source_trace_4",
|
|
261
|
+
"source_port_4",
|
|
262
|
+
"source_trace_0",
|
|
263
|
+
"source_port_0",
|
|
264
|
+
"source_net_0",
|
|
265
|
+
"pcb_plated_hole_0",
|
|
266
|
+
"pcb_port_0",
|
|
267
|
+
"pcb_smtpad_0",
|
|
268
|
+
"pcb_port_4",
|
|
269
|
+
"pcb_smtpad_4",
|
|
270
|
+
"pcb_port_8"
|
|
271
|
+
]
|
|
272
|
+
},
|
|
273
|
+
{
|
|
274
|
+
"type": "oval",
|
|
275
|
+
"layers": [
|
|
276
|
+
"top",
|
|
277
|
+
"inner1",
|
|
278
|
+
"inner2",
|
|
279
|
+
"bottom"
|
|
280
|
+
],
|
|
281
|
+
"center": {
|
|
282
|
+
"x": -6,
|
|
283
|
+
"y": -1.27
|
|
284
|
+
},
|
|
285
|
+
"width": 1.5,
|
|
286
|
+
"height": 1.5,
|
|
287
|
+
"connectedTo": [
|
|
288
|
+
"pcb_plated_hole_1",
|
|
289
|
+
"connectivity_net26",
|
|
290
|
+
"source_trace_11",
|
|
291
|
+
"source_port_11",
|
|
292
|
+
"source_trace_7",
|
|
293
|
+
"source_port_7",
|
|
294
|
+
"source_trace_1",
|
|
295
|
+
"source_port_1",
|
|
296
|
+
"source_net_1",
|
|
297
|
+
"pcb_plated_hole_1",
|
|
298
|
+
"pcb_port_1",
|
|
299
|
+
"pcb_smtpad_3",
|
|
300
|
+
"pcb_port_7",
|
|
301
|
+
"pcb_smtpad_7",
|
|
302
|
+
"pcb_port_11"
|
|
303
|
+
]
|
|
304
|
+
},
|
|
305
|
+
{
|
|
306
|
+
"type": "oval",
|
|
307
|
+
"layers": [
|
|
308
|
+
"top",
|
|
309
|
+
"inner1",
|
|
310
|
+
"inner2",
|
|
311
|
+
"bottom"
|
|
312
|
+
],
|
|
313
|
+
"center": {
|
|
314
|
+
"x": -6,
|
|
315
|
+
"y": 1.27
|
|
316
|
+
},
|
|
317
|
+
"width": 1.5,
|
|
318
|
+
"height": 1.5,
|
|
319
|
+
"connectedTo": [
|
|
320
|
+
"pcb_plated_hole_2",
|
|
321
|
+
"connectivity_net16",
|
|
322
|
+
"source_trace_6",
|
|
323
|
+
"source_port_6",
|
|
324
|
+
"source_trace_5",
|
|
325
|
+
"source_port_5",
|
|
326
|
+
"source_trace_2",
|
|
327
|
+
"source_port_2",
|
|
328
|
+
"source_net_2",
|
|
329
|
+
"pcb_plated_hole_2",
|
|
330
|
+
"pcb_port_2",
|
|
331
|
+
"pcb_smtpad_1",
|
|
332
|
+
"pcb_port_5",
|
|
333
|
+
"pcb_smtpad_2",
|
|
334
|
+
"pcb_port_6"
|
|
335
|
+
]
|
|
336
|
+
},
|
|
337
|
+
{
|
|
338
|
+
"type": "oval",
|
|
339
|
+
"layers": [
|
|
340
|
+
"top",
|
|
341
|
+
"inner1",
|
|
342
|
+
"inner2",
|
|
343
|
+
"bottom"
|
|
344
|
+
],
|
|
345
|
+
"center": {
|
|
346
|
+
"x": -6,
|
|
347
|
+
"y": 3.81
|
|
348
|
+
},
|
|
349
|
+
"width": 1.5,
|
|
350
|
+
"height": 1.5,
|
|
351
|
+
"connectedTo": [
|
|
352
|
+
"pcb_plated_hole_3",
|
|
353
|
+
"connectivity_net24",
|
|
354
|
+
"source_trace_10",
|
|
355
|
+
"source_port_10",
|
|
356
|
+
"source_trace_9",
|
|
357
|
+
"source_port_9",
|
|
358
|
+
"source_trace_3",
|
|
359
|
+
"source_port_3",
|
|
360
|
+
"source_net_3",
|
|
361
|
+
"pcb_plated_hole_3",
|
|
362
|
+
"pcb_port_3",
|
|
363
|
+
"pcb_smtpad_5",
|
|
364
|
+
"pcb_port_9",
|
|
365
|
+
"pcb_smtpad_6",
|
|
366
|
+
"pcb_port_10"
|
|
367
|
+
]
|
|
368
|
+
}
|
|
369
|
+
],
|
|
370
|
+
"connections": [
|
|
371
|
+
{
|
|
372
|
+
"name": "source_net_0",
|
|
373
|
+
"pointsToConnect": [
|
|
374
|
+
{
|
|
375
|
+
"x": -6,
|
|
376
|
+
"y": -3.81,
|
|
377
|
+
"layer": "top",
|
|
378
|
+
"pointId": "pcb_port_0",
|
|
379
|
+
"pcb_port_id": "pcb_port_0"
|
|
380
|
+
},
|
|
381
|
+
{
|
|
382
|
+
"x": 2.175,
|
|
383
|
+
"y": 4,
|
|
384
|
+
"layer": "top",
|
|
385
|
+
"pointId": "pcb_port_4",
|
|
386
|
+
"pcb_port_id": "pcb_port_4"
|
|
387
|
+
},
|
|
388
|
+
{
|
|
389
|
+
"x": 2.175,
|
|
390
|
+
"y": -4,
|
|
391
|
+
"layer": "top",
|
|
392
|
+
"pointId": "pcb_port_8",
|
|
393
|
+
"pcb_port_id": "pcb_port_8"
|
|
394
|
+
}
|
|
395
|
+
]
|
|
396
|
+
},
|
|
397
|
+
{
|
|
398
|
+
"name": "source_net_1",
|
|
399
|
+
"pointsToConnect": [
|
|
400
|
+
{
|
|
401
|
+
"x": -6,
|
|
402
|
+
"y": -1.27,
|
|
403
|
+
"layer": "top",
|
|
404
|
+
"pointId": "pcb_port_1",
|
|
405
|
+
"pcb_port_id": "pcb_port_1"
|
|
406
|
+
},
|
|
407
|
+
{
|
|
408
|
+
"x": 8.825,
|
|
409
|
+
"y": 4,
|
|
410
|
+
"layer": "top",
|
|
411
|
+
"pointId": "pcb_port_7",
|
|
412
|
+
"pcb_port_id": "pcb_port_7"
|
|
413
|
+
},
|
|
414
|
+
{
|
|
415
|
+
"x": 8.825,
|
|
416
|
+
"y": -4,
|
|
417
|
+
"layer": "top",
|
|
418
|
+
"pointId": "pcb_port_11",
|
|
419
|
+
"pcb_port_id": "pcb_port_11"
|
|
420
|
+
}
|
|
421
|
+
]
|
|
422
|
+
},
|
|
423
|
+
{
|
|
424
|
+
"name": "source_net_2",
|
|
425
|
+
"pointsToConnect": [
|
|
426
|
+
{
|
|
427
|
+
"x": -6,
|
|
428
|
+
"y": 1.27,
|
|
429
|
+
"layer": "top",
|
|
430
|
+
"pointId": "pcb_port_2",
|
|
431
|
+
"pcb_port_id": "pcb_port_2"
|
|
432
|
+
},
|
|
433
|
+
{
|
|
434
|
+
"x": 3.825,
|
|
435
|
+
"y": 4,
|
|
436
|
+
"layer": "top",
|
|
437
|
+
"pointId": "pcb_port_5",
|
|
438
|
+
"pcb_port_id": "pcb_port_5"
|
|
439
|
+
},
|
|
440
|
+
{
|
|
441
|
+
"x": 7.175,
|
|
442
|
+
"y": 4,
|
|
443
|
+
"layer": "top",
|
|
444
|
+
"pointId": "pcb_port_6",
|
|
445
|
+
"pcb_port_id": "pcb_port_6"
|
|
446
|
+
}
|
|
447
|
+
]
|
|
448
|
+
},
|
|
449
|
+
{
|
|
450
|
+
"name": "source_net_3",
|
|
451
|
+
"pointsToConnect": [
|
|
452
|
+
{
|
|
453
|
+
"x": -6,
|
|
454
|
+
"y": 3.81,
|
|
455
|
+
"layer": "top",
|
|
456
|
+
"pointId": "pcb_port_3",
|
|
457
|
+
"pcb_port_id": "pcb_port_3"
|
|
458
|
+
},
|
|
459
|
+
{
|
|
460
|
+
"x": 3.825,
|
|
461
|
+
"y": -4,
|
|
462
|
+
"layer": "top",
|
|
463
|
+
"pointId": "pcb_port_9",
|
|
464
|
+
"pcb_port_id": "pcb_port_9"
|
|
465
|
+
},
|
|
466
|
+
{
|
|
467
|
+
"x": 7.175,
|
|
468
|
+
"y": -4,
|
|
469
|
+
"layer": "top",
|
|
470
|
+
"pointId": "pcb_port_10",
|
|
471
|
+
"pcb_port_id": "pcb_port_10"
|
|
472
|
+
}
|
|
473
|
+
]
|
|
474
|
+
}
|
|
475
|
+
],
|
|
476
|
+
"layerCount": 2,
|
|
477
|
+
"minTraceWidth": 0.15
|
|
478
|
+
}
|