vhdl_help 0.2 → 0.3
This diff represents the content of publicly available package versions that have been released to one of the supported registries. The information contained in this diff is provided for informational purposes only and reflects changes between package versions as they appear in their respective public registries.
- checksums.yaml +4 -4
- data/lib/templates/memory.vhd +27 -8
- data/lib/vhdl_helper.rb +1 -1
- metadata +3 -3
checksums.yaml
CHANGED
@@ -1,7 +1,7 @@
|
|
1
1
|
---
|
2
2
|
SHA1:
|
3
|
-
metadata.gz:
|
4
|
-
data.tar.gz:
|
3
|
+
metadata.gz: dc9ff642cff46fecb79dfa6a055afaa21c4cc798
|
4
|
+
data.tar.gz: 23db7b8291fa720f35273add71558048b67b3a23
|
5
5
|
SHA512:
|
6
|
-
metadata.gz:
|
7
|
-
data.tar.gz:
|
6
|
+
metadata.gz: 8af0a219cce34d84d884804738c6eeee91a55160b7208a0ca872809c292cda985ce9edd84176d5acd73ac17d80b8217c16ca9701fa694de716dd8533f11dfb24
|
7
|
+
data.tar.gz: 3449b0c1bfd0726c1bb4c3bde1cd07ed514774361cb956e449693c94324196c456d9cfe44cd82eee8a7307efe076f240efab21c42220599ba2e43e89a69579eb
|
data/lib/templates/memory.vhd
CHANGED
@@ -1,21 +1,40 @@
|
|
1
|
+
library ieee;
|
2
|
+
use ieee.std_logic_1164.all;
|
3
|
+
use ieee.numeric_std.all;
|
1
4
|
|
2
|
-
|
5
|
+
entity ram is
|
6
|
+
port(
|
7
|
+
reset_n : in std_logic;
|
8
|
+
clk : in std_logic;
|
9
|
+
wr : in std_logic;
|
10
|
+
address : in unsigned(7 downto 0);
|
11
|
+
datain : in std_logic_vector(7 downto 0);
|
12
|
+
dataout : out std_logic_vector(7 downto 0)
|
13
|
+
);
|
14
|
+
end entity;
|
3
15
|
|
4
|
-
|
5
|
-
signal mem : memory_type;
|
16
|
+
architecture rtl of ram is
|
6
17
|
|
18
|
+
type memory_type is array(0 to 255) of std_logic_vector(7 downto 0);
|
19
|
+
signal mem : memory_type;
|
20
|
+
signal addr_r : unsigned(7 downto 0);
|
7
21
|
begin
|
8
22
|
|
9
|
-
write_p:process(reset_n,clk)
|
10
|
-
|
23
|
+
write_p : process(reset_n, clk)
|
24
|
+
begin
|
25
|
+
if reset_n = '0' then
|
11
26
|
for i in 0 to 255 loop
|
12
|
-
mem(i) <= (others=>'0');
|
27
|
+
mem(i) <= (others => '0');
|
13
28
|
end loop;
|
29
|
+
addr_r <= to_unsigned(0, 8);
|
14
30
|
elsif rising_edge(clk) then
|
15
|
-
if wr='1' then
|
16
|
-
mem(to_integer(
|
31
|
+
if wr = '1' then
|
32
|
+
mem(to_integer(address)) <= datain;
|
17
33
|
end if;
|
34
|
+
addr_r <= address;
|
18
35
|
end if;
|
19
36
|
end process;
|
20
37
|
|
38
|
+
dataout <= mem(to_integer(addr_r));
|
39
|
+
|
21
40
|
end rtl;
|
data/lib/vhdl_helper.rb
CHANGED
metadata
CHANGED
@@ -1,14 +1,14 @@
|
|
1
1
|
--- !ruby/object:Gem::Specification
|
2
2
|
name: vhdl_help
|
3
3
|
version: !ruby/object:Gem::Version
|
4
|
-
version: '0.
|
4
|
+
version: '0.3'
|
5
5
|
platform: ruby
|
6
6
|
authors:
|
7
7
|
- Jean-Christophe Le Lann
|
8
8
|
autorequire:
|
9
9
|
bindir: bin
|
10
10
|
cert_chain: []
|
11
|
-
date:
|
11
|
+
date: 2018-03-09 00:00:00.000000000 Z
|
12
12
|
dependencies: []
|
13
13
|
description: A simple snippets generator for VHDL
|
14
14
|
email: jean-christophe.le_lann@ensta-bretagne.fr
|
@@ -49,7 +49,7 @@ required_rubygems_version: !ruby/object:Gem::Requirement
|
|
49
49
|
version: '0'
|
50
50
|
requirements: []
|
51
51
|
rubyforge_project:
|
52
|
-
rubygems_version: 2.6.
|
52
|
+
rubygems_version: 2.6.14
|
53
53
|
signing_key:
|
54
54
|
specification_version: 4
|
55
55
|
summary: VHDL Snippets Generator
|