rggen 0.27.2 → 0.29.0

This diff represents the content of publicly available package versions that have been released to one of the supported registries. The information contained in this diff is provided for informational purposes only and reflects changes between package versions as they appear in their respective public registries.
Files changed (5) hide show
  1. checksums.yaml +4 -4
  2. data/LICENSE +1 -1
  3. data/README.md +5 -3
  4. data/lib/rggen/version.rb +1 -1
  5. metadata +17 -17
checksums.yaml CHANGED
@@ -1,7 +1,7 @@
1
1
  ---
2
2
  SHA256:
3
- metadata.gz: 760ed3a10d296f5a7994bc9b1b4de979d9fd399ab08e830722533be449272f0d
4
- data.tar.gz: c1b96461c56487cc7cd5e0de8443bd38b9dcb00060816fe859d692fa1cd0c958
3
+ metadata.gz: 004f643d9fbfddecd1332c887eef0b9c2672359c83428b78e45b94d456fdbd65
4
+ data.tar.gz: 485a2634d551be0c81884d47c39d863a165afbc1756c6bc6c913a06dc1f78104
5
5
  SHA512:
6
- metadata.gz: f319530b984c4228e0df7e324aef00c9d5159e9859970fe986f5f4a4fb399acbe388289ed94272a7f4f39517c915cfec39ff44701491cb0a8fc44e4aae441106
7
- data.tar.gz: 1293bde85631702be77b9bf47150a0f08b481695741cb7a17215e591ed9bab26d2c31aa3e3ac0cc1daf1fcc74c223d047194607422086cf876ec17d920387c03
6
+ metadata.gz: 4bdf4058626ca30aa08f2ac5a16cde93794bb6789fb5405849aa48327683b52563c1956561eb9cdc8cf742e01cc6e75dfbc93f21dce6e98f4fb38d5f4f147757
7
+ data.tar.gz: 4ef22b5b7ee1123daaccc7ad3295ad816d4aa0f1cf33db77964b0312503eeeeb6bd19b0f321c396f8934f919c23c975cf3a8ae2aadfca29bb0f86455da85979d
data/LICENSE CHANGED
@@ -1,6 +1,6 @@
1
1
  The MIT License (MIT)
2
2
 
3
- Copyright (c) 2019-2022 Taichi Ishitani
3
+ Copyright (c) 2019-2023 Taichi Ishitani
4
4
 
5
5
  Permission is hereby granted, free of charge, to any person obtaining a copy
6
6
  of this software and associated documentation files (the "Software"), to deal
data/README.md CHANGED
@@ -11,7 +11,7 @@
11
11
 
12
12
  # RgGen
13
13
 
14
- RgGen is a code generation tool for ASIC/IP/FPGA/RTL engineers. It will automatically generate soruce code related to configuration and status registers (CSR), e.g. SytemVerilog RTL, UVM register model (UVM RAL/uvm_reg), C header file, Wiki documents, from human readable register map specifications.
14
+ RgGen is a code generation tool for ASIC/IP/FPGA/RTL engineers. It will automatically generate source code related to configuration and status registers (CSR), e.g. SytemVerilog RTL, UVM register model (UVM RAL/uvm_reg), C header file, Wiki documents, from human readable register map specifications.
15
15
 
16
16
  RgGen has following features:
17
17
 
@@ -44,7 +44,7 @@ RgGen has following features:
44
44
 
45
45
  ### Ruby
46
46
 
47
- RgGen is written in the [Ruby](https://www.ruby-lang.org/en/about/) programing language and its required version is 2.6 or later. You need to install any of these versions of Ruby before installing RgGen tool. To install Ruby, see [this page](https://www.ruby-lang.org/en/downloads/).
47
+ RgGen is written in the [Ruby](https://www.ruby-lang.org/en/about/) programing language and its required version is 2.7 or later. You need to install any of these versions of Ruby before installing RgGen tool. To install Ruby, see [this page](https://www.ruby-lang.org/en/downloads/).
48
48
 
49
49
  ### Installatin Command
50
50
 
@@ -133,7 +133,9 @@ Then, generated files listed below will be written to `out` directory.
133
133
 
134
134
  * SystemVerilog RTL
135
135
  * https://github.com/rggen/rggen-sample/blob/master/block_0.sv
136
+ * https://github.com/rggen/rggen-sample/blob/master/block_0_rtl_pkg.sv
136
137
  * https://github.com/rggen/rggen-sample/blob/master/block_1.sv
138
+ * https://github.com/rggen/rggen-sample/blob/master/block_1_rtl_pkg.sv
137
139
  * UVM register model
138
140
  * https://github.com/rggen/rggen-sample/blob/master/block_0_ral_pkg.sv
139
141
  * https://github.com/rggen/rggen-sample/blob/master/block_1_ral_pkg.sv
@@ -172,7 +174,7 @@ Feedbacks, bug reports, questions and etc. are wellcome! You can post them by us
172
174
 
173
175
  ## Copyright & License
174
176
 
175
- Copyright © 2019-2022 Taichi Ishitani. RgGen is licensed under the [MIT License](https://opensource.org/licenses/MIT), see [LICENSE](LICENSE) for futher detils.
177
+ Copyright © 2019-2023 Taichi Ishitani. RgGen is licensed under the [MIT License](https://opensource.org/licenses/MIT), see [LICENSE](LICENSE) for futher detils.
176
178
 
177
179
  ## Code of Conduct
178
180
 
data/lib/rggen/version.rb CHANGED
@@ -1,5 +1,5 @@
1
1
  # frozen_string_literal: true
2
2
 
3
3
  module RgGen
4
- VERSION = '0.27.2'
4
+ VERSION = '0.29.0'
5
5
  end
metadata CHANGED
@@ -1,14 +1,14 @@
1
1
  --- !ruby/object:Gem::Specification
2
2
  name: rggen
3
3
  version: !ruby/object:Gem::Version
4
- version: 0.27.2
4
+ version: 0.29.0
5
5
  platform: ruby
6
6
  authors:
7
7
  - Taichi Ishitani
8
8
  autorequire:
9
9
  bindir: bin
10
10
  cert_chain: []
11
- date: 2022-08-30 00:00:00.000000000 Z
11
+ date: 2023-01-02 00:00:00.000000000 Z
12
12
  dependencies:
13
13
  - !ruby/object:Gem::Dependency
14
14
  name: rggen-c-header
@@ -16,84 +16,84 @@ dependencies:
16
16
  requirements:
17
17
  - - "~>"
18
18
  - !ruby/object:Gem::Version
19
- version: 0.2.0
19
+ version: 0.3.0
20
20
  type: :runtime
21
21
  prerelease: false
22
22
  version_requirements: !ruby/object:Gem::Requirement
23
23
  requirements:
24
24
  - - "~>"
25
25
  - !ruby/object:Gem::Version
26
- version: 0.2.0
26
+ version: 0.3.0
27
27
  - !ruby/object:Gem::Dependency
28
28
  name: rggen-core
29
29
  requirement: !ruby/object:Gem::Requirement
30
30
  requirements:
31
31
  - - "~>"
32
32
  - !ruby/object:Gem::Version
33
- version: 0.27.0
33
+ version: 0.29.0
34
34
  type: :runtime
35
35
  prerelease: false
36
36
  version_requirements: !ruby/object:Gem::Requirement
37
37
  requirements:
38
38
  - - "~>"
39
39
  - !ruby/object:Gem::Version
40
- version: 0.27.0
40
+ version: 0.29.0
41
41
  - !ruby/object:Gem::Dependency
42
42
  name: rggen-default-register-map
43
43
  requirement: !ruby/object:Gem::Requirement
44
44
  requirements:
45
45
  - - "~>"
46
46
  - !ruby/object:Gem::Version
47
- version: 0.27.0
47
+ version: 0.29.0
48
48
  type: :runtime
49
49
  prerelease: false
50
50
  version_requirements: !ruby/object:Gem::Requirement
51
51
  requirements:
52
52
  - - "~>"
53
53
  - !ruby/object:Gem::Version
54
- version: 0.27.0
54
+ version: 0.29.0
55
55
  - !ruby/object:Gem::Dependency
56
56
  name: rggen-markdown
57
57
  requirement: !ruby/object:Gem::Requirement
58
58
  requirements:
59
59
  - - "~>"
60
60
  - !ruby/object:Gem::Version
61
- version: 0.23.0
61
+ version: 0.24.0
62
62
  type: :runtime
63
63
  prerelease: false
64
64
  version_requirements: !ruby/object:Gem::Requirement
65
65
  requirements:
66
66
  - - "~>"
67
67
  - !ruby/object:Gem::Version
68
- version: 0.23.0
68
+ version: 0.24.0
69
69
  - !ruby/object:Gem::Dependency
70
70
  name: rggen-spreadsheet-loader
71
71
  requirement: !ruby/object:Gem::Requirement
72
72
  requirements:
73
73
  - - "~>"
74
74
  - !ruby/object:Gem::Version
75
- version: 0.22.1
75
+ version: 0.24.0
76
76
  type: :runtime
77
77
  prerelease: false
78
78
  version_requirements: !ruby/object:Gem::Requirement
79
79
  requirements:
80
80
  - - "~>"
81
81
  - !ruby/object:Gem::Version
82
- version: 0.22.1
82
+ version: 0.24.0
83
83
  - !ruby/object:Gem::Dependency
84
84
  name: rggen-systemverilog
85
85
  requirement: !ruby/object:Gem::Requirement
86
86
  requirements:
87
87
  - - "~>"
88
88
  - !ruby/object:Gem::Version
89
- version: 0.27.1
89
+ version: 0.29.0
90
90
  type: :runtime
91
91
  prerelease: false
92
92
  version_requirements: !ruby/object:Gem::Requirement
93
93
  requirements:
94
94
  - - "~>"
95
95
  - !ruby/object:Gem::Version
96
- version: 0.27.1
96
+ version: 0.29.0
97
97
  - !ruby/object:Gem::Dependency
98
98
  name: bundler
99
99
  requirement: !ruby/object:Gem::Requirement
@@ -110,7 +110,7 @@ dependencies:
110
110
  version: '0'
111
111
  description: |
112
112
  RgGen is a code generation tool for ASIC/IP/FPGA/RTL engineers.
113
- It will automatically generate soruce code related to configuration and status registers (CSR),
113
+ It will automatically generate source code related to configuration and status registers (CSR),
114
114
  e.g. SytemVerilog RTL, UVM RAL model, C header file, Wiki documents, from human readable register map specifications.
115
115
  email:
116
116
  - rggen@googlegroups.com
@@ -143,14 +143,14 @@ required_ruby_version: !ruby/object:Gem::Requirement
143
143
  requirements:
144
144
  - - ">="
145
145
  - !ruby/object:Gem::Version
146
- version: '2.6'
146
+ version: '2.7'
147
147
  required_rubygems_version: !ruby/object:Gem::Requirement
148
148
  requirements:
149
149
  - - ">="
150
150
  - !ruby/object:Gem::Version
151
151
  version: '0'
152
152
  requirements: []
153
- rubygems_version: 3.3.7
153
+ rubygems_version: 3.4.1
154
154
  signing_key:
155
155
  specification_version: 4
156
156
  summary: Code generation tool for configuration and status registers