rggen 0.27.1 → 0.27.2
Sign up to get free protection for your applications and to get access to all the features.
- checksums.yaml +4 -4
- data/lib/rggen/version.rb +1 -1
- metadata +5 -5
checksums.yaml
CHANGED
@@ -1,7 +1,7 @@
|
|
1
1
|
---
|
2
2
|
SHA256:
|
3
|
-
metadata.gz:
|
4
|
-
data.tar.gz:
|
3
|
+
metadata.gz: 760ed3a10d296f5a7994bc9b1b4de979d9fd399ab08e830722533be449272f0d
|
4
|
+
data.tar.gz: c1b96461c56487cc7cd5e0de8443bd38b9dcb00060816fe859d692fa1cd0c958
|
5
5
|
SHA512:
|
6
|
-
metadata.gz:
|
7
|
-
data.tar.gz:
|
6
|
+
metadata.gz: f319530b984c4228e0df7e324aef00c9d5159e9859970fe986f5f4a4fb399acbe388289ed94272a7f4f39517c915cfec39ff44701491cb0a8fc44e4aae441106
|
7
|
+
data.tar.gz: 1293bde85631702be77b9bf47150a0f08b481695741cb7a17215e591ed9bab26d2c31aa3e3ac0cc1daf1fcc74c223d047194607422086cf876ec17d920387c03
|
data/lib/rggen/version.rb
CHANGED
metadata
CHANGED
@@ -1,14 +1,14 @@
|
|
1
1
|
--- !ruby/object:Gem::Specification
|
2
2
|
name: rggen
|
3
3
|
version: !ruby/object:Gem::Version
|
4
|
-
version: 0.27.
|
4
|
+
version: 0.27.2
|
5
5
|
platform: ruby
|
6
6
|
authors:
|
7
7
|
- Taichi Ishitani
|
8
8
|
autorequire:
|
9
9
|
bindir: bin
|
10
10
|
cert_chain: []
|
11
|
-
date: 2022-08-
|
11
|
+
date: 2022-08-30 00:00:00.000000000 Z
|
12
12
|
dependencies:
|
13
13
|
- !ruby/object:Gem::Dependency
|
14
14
|
name: rggen-c-header
|
@@ -86,14 +86,14 @@ dependencies:
|
|
86
86
|
requirements:
|
87
87
|
- - "~>"
|
88
88
|
- !ruby/object:Gem::Version
|
89
|
-
version: 0.27.
|
89
|
+
version: 0.27.1
|
90
90
|
type: :runtime
|
91
91
|
prerelease: false
|
92
92
|
version_requirements: !ruby/object:Gem::Requirement
|
93
93
|
requirements:
|
94
94
|
- - "~>"
|
95
95
|
- !ruby/object:Gem::Version
|
96
|
-
version: 0.27.
|
96
|
+
version: 0.27.1
|
97
97
|
- !ruby/object:Gem::Dependency
|
98
98
|
name: bundler
|
99
99
|
requirement: !ruby/object:Gem::Requirement
|
@@ -111,7 +111,7 @@ dependencies:
|
|
111
111
|
description: |
|
112
112
|
RgGen is a code generation tool for ASIC/IP/FPGA/RTL engineers.
|
113
113
|
It will automatically generate soruce code related to configuration and status registers (CSR),
|
114
|
-
e.g. SytemVerilog RTL, UVM RAL model, Wiki documents, from human readable register map specifications.
|
114
|
+
e.g. SytemVerilog RTL, UVM RAL model, C header file, Wiki documents, from human readable register map specifications.
|
115
115
|
email:
|
116
116
|
- rggen@googlegroups.com
|
117
117
|
executables: []
|