rggen-vhdl 0.5.0 → 0.6.1

checksums.yaml

@@ -1,7 +1,7 @@
 ---
 SHA256:
-  metadata.gz: bfbc3e77df9967bad391f1ba28fa45fd661d5e6ee25fb83ecd2761b1ccd6360b
-  data.tar.gz: '0486ecfb64a79e84d12b9ddd12168ae4c2324e8339505462c95fb2019b6e7432'
+  metadata.gz: 8a722ba50ddeb4d183734a880ecae7b0f8677d2314c6a192381602423d792727
+  data.tar.gz: 88c8b14b0e942aaae285bd114c2a8d6b2f9c985d7ac375aa1f323428a9cafebe
 SHA512:
-  metadata.gz: b6d6363e00f0ab0cb9100422b4471ea3584476565c277d26c82ffce58613cdaa1802f3e9a28f6289f3acf705a4a856b47aa0afb9a5c9ce47748d7521b6646251
-  data.tar.gz: 854335f3af36c2ee567928f3c130b00d41a6786a8ae301cd6c70f578320885b63e63336580a5d810b6018adfd3b28003050173817fc1ac7760a2589ced86c930
+  metadata.gz: 7965c9b5838750fefcf84ca7b3b2c4318687588368ec8b3d2c564fd73b23c3272a0059410c037a370fbd1c7f49e7d8e12931f9ac5c2fa13f6cb9a99ebebe5a79
+  data.tar.gz: ca18b18a63b826b2114e485eca9b14edc75175b62e433815f94ebafc8218a00cbe1b07dc9ffc028e625e774fb865e4475dd4b19cb9912fd881f885d1c735a280

data/lib/rggen/vhdl/register/type/default.erb

@@ -5,8 +5,7 @@ u_register: entity work.rggen_default_register
     ADDRESS_WIDTH   => <%= address_width %>,
     OFFSET_ADDRESS  => <%= offset_address %>,
     BUS_WIDTH       => <%= bus_width %>,
-    DATA_WIDTH      => <%= width %>,
-    REGISTER_INDEX  => <%= register_index %>
+    DATA_WIDTH      => <%= width %>
   )
   port map (
     i_clk                   => <%= clock %>,

data/lib/rggen/vhdl/register/type/external.rb

@@ -38,7 +38,7 @@ RgGen.define_list_item_feature(:register, :type, :external) do
     end
 
     def byte_size
-      register.byte_size
+      register.total_byte_size
     end
   end
 end

data/lib/rggen/vhdl/register_block/protocol/apb.erb

@@ -7,7 +7,8 @@ u_adapter: entity work.rggen_apb_adaper
     PRE_DECODE          => <%= pre_decode %>,
     BASE_ADDRESS        => <%= base_address %>,
     BYTE_SIZE           => <%= byte_size %>,
-    ERROR_STATUS        => <%= error_status %>
+    ERROR_STATUS        => <%= error_status %>,
+    INSERT_SLICER       => <%= insert_slicer %>
   )
   port map (
     i_clk                 => <%= register_block.clock %>,

data/lib/rggen/vhdl/register_block/protocol/axi4lite.erb

@@ -9,6 +9,7 @@ u_adapter: entity work.rggen_axi4lite_adapter
     BASE_ADDRESS        => <%= base_address %>,
     BYTE_SIZE           => <%= byte_size %>,
     ERROR_STATUS        => <%= error_status %>,
+    INSERT_SLICER       => <%= insert_slicer %>,
     WRITE_FIRST         => <%= write_first %>
   )
   port map (

data/lib/rggen/vhdl/register_block/protocol/wishbone.erb

@@ -8,6 +8,7 @@ u_adapter: entity work.rggen_wishbone_adapter
     BASE_ADDRESS        => <%= base_address %>,
     BYTE_SIZE           => <%= byte_size %>,
     ERROR_STATUS        => <%= error_status %>,
+    INSERT_SLICER       => <%= insert_slicer %>,
     USE_STALL           => <%= use_stall %>
   )
   port map (

data/lib/rggen/vhdl/register_block/protocol.rb

@@ -18,6 +18,9 @@ RgGen.define_list_feature(:register_block, :protocol) do
         generic :error_status, {
           name: 'ERROR_STATUS', type: :boolean, default: false
         }
+        generic :insert_slicer, {
+          name: 'INSERT_SLICER', type: :boolean, default: false
+        }
       end
 
       private

data/lib/rggen/vhdl/utility.rb

@@ -20,6 +20,10 @@ module RgGen
         format('x"%0*x"', print_width, value)
       end
 
+      def width_cast(expression, _width)
+        expression
+      end
+
       def local_scope(scope_name, attributes = {}, &block)
         LocalScope.new(attributes.merge(name: scope_name), &block).to_code
       end

data/lib/rggen/vhdl/version.rb

@@ -2,6 +2,6 @@
 
 module RgGen
   module VHDL
-    VERSION = '0.5.0'
+    VERSION = '0.6.1'
   end
 end

metadata

@@ -1,14 +1,14 @@
 --- !ruby/object:Gem::Specification
 name: rggen-vhdl
 version: !ruby/object:Gem::Version
-  version: 0.5.0
+  version: 0.6.1
 platform: ruby
 authors:
 - Taichi Ishitani
 autorequire: 
 bindir: bin
 cert_chain: []
-date: 2023-01-02 00:00:00.000000000 Z
+date: 2023-06-09 00:00:00.000000000 Z
 dependencies:
 - !ruby/object:Gem::Dependency
   name: rggen-systemverilog
@@ -16,14 +16,14 @@ dependencies:
     requirements:
     - - ">="
       - !ruby/object:Gem::Version
-        version: 0.29.0
+        version: 0.30.1
   type: :runtime
   prerelease: false
   version_requirements: !ruby/object:Gem::Requirement
     requirements:
     - - ">="
       - !ruby/object:Gem::Version
-        version: 0.29.0
+        version: 0.30.1
 - !ruby/object:Gem::Dependency
   name: bundler
   requirement: !ruby/object:Gem::Requirement
@@ -135,8 +135,8 @@ required_rubygems_version: !ruby/object:Gem::Requirement
     - !ruby/object:Gem::Version
       version: '0'
 requirements: []
-rubygems_version: 3.4.1
+rubygems_version: 3.4.10
 signing_key: 
 specification_version: 4
-summary: rggen-vhdl-0.5.0
+summary: rggen-vhdl-0.6.1
 test_files: []