rggen-systemverilog 0.30.2 → 0.32.0

checksums.yaml

@@ -1,7 +1,7 @@
 ---
 SHA256:
-  metadata.gz: 44cb0bb8b5630c4f76b065c1bb5a541fe09d2b2051e870c1455f73f453f52265
-  data.tar.gz: 6918d6388832b42972f2df649309afdaa2e3693421cc027d758051ad7fd6d6c1
+  metadata.gz: c295b2c383ee9a080cf33b8faf85f81ed3946cf607be733a1a0ff44d43fdf456
+  data.tar.gz: a38e7790669fe49a736076383a627f87e6468e38635376f2a07e79ca1a372884
 SHA512:
-  metadata.gz: aec090b8fa506f778b1379ac1c78e006a4e4bb24ba24f38b1029b25bfa353430cff32db9270443630fcfed9f2ed59c909155ce8f06e775447291a12aef8c0476
-  data.tar.gz: 7283b69a353d24d0fb2c74fc1b3e0d42dffa3dbdf23ee57447e0a14f5510443e9d21a0d5cf1f7d0892a62671019a3aa8ee5eb85e4c3c33ec338dae2c4d9d00ad
+  metadata.gz: '0876b350261500e1c6f9ca6614713c3a251c7c779d656150301972b1be9f4b7defd044df1a37cecd1d70860fa92a09adbcad4abad0654386f2c7416387c6710a'
+  data.tar.gz: 7dbd42dcfa9fc6285a9d0790f92c9543007b3d472a57f2ce8f06e7fb967bff4094a55ff0ee8eb7cbcf2d050b496bbf30dbbed41f08714dc4a7976adf820b9314

data/README.md

@@ -2,7 +2,6 @@
 [![CI](https://github.com/rggen/rggen-systemverilog/workflows/CI/badge.svg)](https://github.com/rggen/rggen-systemverilog/actions?query=workflow%3ACI)
 [![Maintainability](https://api.codeclimate.com/v1/badges/88086c5be538a1564a35/maintainability)](https://codeclimate.com/github/rggen/rggen-systemverilog/maintainability)
 [![codecov](https://codecov.io/gh/rggen/rggen-systemverilog/branch/master/graph/badge.svg)](https://codecov.io/gh/rggen/rggen-systemverilog)
-[![Quality Gate Status](https://sonarcloud.io/api/project_badges/measure?project=rggen_rggen-systemverilog&metric=alert_status)](https://sonarcloud.io/dashboard?id=rggen_rggen-systemverilog)
 [![Gitter](https://badges.gitter.im/rggen/rggen.svg)](https://gitter.im/rggen/rggen?utm_source=badge&utm_medium=badge&utm_campaign=pr-badge)
 
 # RgGen::SystemVerilog

data/lib/rggen/systemverilog/common/utility/function_definition.rb

@@ -10,9 +10,8 @@ module RgGen
           define_attribute :arguments
 
           def return_type(**attributes)
-            attributes.size.zero? || (
-              @return_type = DataObject.new(:variable, **attributes)
-            )
+            attributes.empty? ||
+              (@return_type = DataObject.new(:variable, **attributes))
             @return_type
           end
 

data/lib/rggen/systemverilog/rtl/register/type/external.erb

@@ -2,6 +2,7 @@ rggen_external_register #(
   .ADDRESS_WIDTH  (<%= address_width %>),
   .BUS_WIDTH      (<%= bus_width %>),
   .VALUE_WIDTH    (<%= value_width %>),
+  .STROBE_WIDTH   (<%= strobe_width %>),
   .START_ADDRESS  (<%= start_address %>),
   .BYTE_SIZE      (<%= byte_size %>)
 ) u_register (

data/lib/rggen/systemverilog/rtl/register/type/external.rb

@@ -3,10 +3,13 @@
 RgGen.define_list_item_feature(:register, :type, :external) do
   sv_rtl do
     build do
+      parameter :strobe_width, {
+        name: "#{register.name}_strobe_width".upcase,
+        data_type: :int, default: configuration.bus_width / 8
+      }
       interface_port :bus_if, {
         name: "#{register.name}_bus_if",
-        interface_type: 'rggen_bus_if',
-        modport: 'master'
+        interface_type: 'rggen_bus_if', modport: 'master'
       }
     end
 

data/lib/rggen/systemverilog/rtl/register/type/rw.erb

@@ -0,0 +1,14 @@
+rggen_default_register #(
+  .READABLE       (1),
+  .WRITABLE       (1),
+  .ADDRESS_WIDTH  (<%= address_width %>),
+  .OFFSET_ADDRESS (<%= offset_address %>),
+  .BUS_WIDTH      (<%= bus_width %>),
+  .DATA_WIDTH     (<%= width %>),
+  .VALUE_WIDTH    (<%= value_width %>)
+) u_register (
+  .i_clk        (<%= register_block.clock %>),
+  .i_rst_n      (<%= register_block.reset %>),
+  .register_if  (<%= register_if %>),
+  .bit_field_if (<%= bit_field_if %>)
+);

data/lib/rggen/systemverilog/rtl/register/type/rw.rb

@@ -0,0 +1,7 @@
+# frozen_string_literal: true
+
+RgGen.define_list_item_feature(:register, :type, :rw) do
+  sv_rtl do
+    main_code :register, from_template: true
+  end
+end

data/lib/rggen/systemverilog/rtl.rb

@@ -31,6 +31,7 @@ RgGen.setup_plugin :'rggen-sv-rtl' do |plugin|
     'rtl/register/type',
     'rtl/register/type/external',
     'rtl/register/type/indirect',
+    'rtl/register/type/rw',
     'rtl/bit_field/sv_rtl_top',
     'rtl/bit_field/type',
     'rtl/bit_field/type/custom',

data/lib/rggen/systemverilog/version.rb

@@ -2,6 +2,6 @@
 
 module RgGen
   module SystemVerilog
-    VERSION = '0.30.2'
+    VERSION = '0.32.0'
   end
 end

metadata

@@ -1,29 +1,15 @@
 --- !ruby/object:Gem::Specification
 name: rggen-systemverilog
 version: !ruby/object:Gem::Version
-  version: 0.30.2
+  version: 0.32.0
 platform: ruby
 authors:
 - Taichi Ishitani
 autorequire: 
 bindir: bin
 cert_chain: []
-date: 2023-08-08 00:00:00.000000000 Z
-dependencies:
-- !ruby/object:Gem::Dependency
-  name: bundler
-  requirement: !ruby/object:Gem::Requirement
-    requirements:
-    - - ">="
-      - !ruby/object:Gem::Version
-        version: '0'
-  type: :development
-  prerelease: false
-  version_requirements: !ruby/object:Gem::Requirement
-    requirements:
-    - - ">="
-      - !ruby/object:Gem::Version
-        version: '0'
+date: 2023-12-28 00:00:00.000000000 Z
+dependencies: []
 description: 'SystemVerilog RTL and UVM RAL model generators for RgGen.
 
   '
@@ -123,6 +109,8 @@ files:
 - lib/rggen/systemverilog/rtl/register/type/external.rb
 - lib/rggen/systemverilog/rtl/register/type/indirect.erb
 - lib/rggen/systemverilog/rtl/register/type/indirect.rb
+- lib/rggen/systemverilog/rtl/register/type/rw.erb
+- lib/rggen/systemverilog/rtl/register/type/rw.rb
 - lib/rggen/systemverilog/rtl/register_block/protocol.rb
 - lib/rggen/systemverilog/rtl/register_block/protocol/apb.erb
 - lib/rggen/systemverilog/rtl/register_block/protocol/apb.rb
@@ -157,15 +145,15 @@ required_ruby_version: !ruby/object:Gem::Requirement
   requirements:
   - - ">="
     - !ruby/object:Gem::Version
-      version: '2.7'
+      version: '3.0'
 required_rubygems_version: !ruby/object:Gem::Requirement
   requirements:
   - - ">="
     - !ruby/object:Gem::Version
       version: '0'
 requirements: []
-rubygems_version: 3.4.17
+rubygems_version: 3.5.3
 signing_key: 
 specification_version: 4
-summary: rggen-systemverilog-0.30.2
+summary: rggen-systemverilog-0.32.0
 test_files: []