rggen-systemverilog 0.30.1 → 0.31.0

checksums.yaml

@@ -1,7 +1,7 @@
 ---
 SHA256:
-  metadata.gz: eabc1a7fe3c4b18369e5a28a4b7cf3be8f3c39535bc675ccb96852142d23ea9f
-  data.tar.gz: 9cd3d819ee42f7f91a920694f74c1cafcd78b3727c762947adcefa4899100721
+  metadata.gz: 58a725dee672c4e2153845b860d7bd846593dc993d37b4dc521a34647679d641
+  data.tar.gz: 5641e7e6c48c1ad49b82942fca87751abf01bcdee820d791e76c4e2669d9445b
 SHA512:
-  metadata.gz: 1798f396c34dedcba253e799ae1123c0e53c885b1a6378bff22a6cce9655dfd3793e119b532fbc8e97fbbf89405c5c6a5d5abaa2eed7881cb115361eb9424481
-  data.tar.gz: d8dc3fff2fd630f789a616ab3fb9880a8c8863d34ef21a0f6787ae0247db1ae451a161a7557957b33a51e9650ca7e47b2352ac4c3dcae1874b5a8b05dcd6ad7d
+  metadata.gz: 6dceef1d3d02176039c1894d88cd8b138a4db62fd1591c4afe233a59f2acdda80f7daa37328232ae71f4f1bfa171645f990e54c66c2aa0764d681e4276a8c0dc
+  data.tar.gz: 2718107de54e94abf23b58348565a4d6b0ef6f5aded9468fe47dd3d294af805a829756dcbbcb3b5d98025b45b75da6a28bf415337f1ca11c84d480fcb7887886

data/lib/rggen/systemverilog/rtl/register/type/external.erb

@@ -2,6 +2,7 @@ rggen_external_register #(
   .ADDRESS_WIDTH  (<%= address_width %>),
   .BUS_WIDTH      (<%= bus_width %>),
   .VALUE_WIDTH    (<%= value_width %>),
+  .STROBE_WIDTH   (<%= strobe_width %>),
   .START_ADDRESS  (<%= start_address %>),
   .BYTE_SIZE      (<%= byte_size %>)
 ) u_register (

data/lib/rggen/systemverilog/rtl/register/type/external.rb

@@ -3,10 +3,13 @@
 RgGen.define_list_item_feature(:register, :type, :external) do
   sv_rtl do
     build do
+      parameter :strobe_width, {
+        name: "#{register.name}_strobe_width".upcase,
+        data_type: :int, default: configuration.bus_width / 8
+      }
       interface_port :bus_if, {
         name: "#{register.name}_bus_if",
-        interface_type: 'rggen_bus_if',
-        modport: 'master'
+        interface_type: 'rggen_bus_if', modport: 'master'
       }
     end
 

data/lib/rggen/systemverilog/rtl/register/type/rw.erb

@@ -0,0 +1,14 @@
+rggen_default_register #(
+  .READABLE       (1),
+  .WRITABLE       (1),
+  .ADDRESS_WIDTH  (<%= address_width %>),
+  .OFFSET_ADDRESS (<%= offset_address %>),
+  .BUS_WIDTH      (<%= bus_width %>),
+  .DATA_WIDTH     (<%= width %>),
+  .VALUE_WIDTH    (<%= value_width %>)
+) u_register (
+  .i_clk        (<%= register_block.clock %>),
+  .i_rst_n      (<%= register_block.reset %>),
+  .register_if  (<%= register_if %>),
+  .bit_field_if (<%= bit_field_if %>)
+);

data/lib/rggen/systemverilog/rtl/register/type/rw.rb

@@ -0,0 +1,7 @@
+# frozen_string_literal: true
+
+RgGen.define_list_item_feature(:register, :type, :rw) do
+  sv_rtl do
+    main_code :register, from_template: true
+  end
+end

data/lib/rggen/systemverilog/rtl/register_block/protocol/axi4lite.rb

@@ -5,7 +5,7 @@ RgGen.define_list_item_feature(:register_block, :protocol, :axi4lite) do
     verify(:component) do
       error_condition { ![32, 64].include?(configuration.bus_width) }
       message do
-        'bus width eigher 32 bit or 64 bit is only supported: ' \
+        'bus width either 32 bit or 64 bit is only supported: ' \
         "#{configuration.bus_width}"
       end
     end

data/lib/rggen/systemverilog/rtl.rb

@@ -31,6 +31,7 @@ RgGen.setup_plugin :'rggen-sv-rtl' do |plugin|
     'rtl/register/type',
     'rtl/register/type/external',
     'rtl/register/type/indirect',
+    'rtl/register/type/rw',
     'rtl/bit_field/sv_rtl_top',
     'rtl/bit_field/type',
     'rtl/bit_field/type/custom',

data/lib/rggen/systemverilog/version.rb

@@ -2,6 +2,6 @@
 
 module RgGen
   module SystemVerilog
-    VERSION = '0.30.1'
+    VERSION = '0.31.0'
   end
 end

metadata

@@ -1,14 +1,14 @@
 --- !ruby/object:Gem::Specification
 name: rggen-systemverilog
 version: !ruby/object:Gem::Version
-  version: 0.30.1
+  version: 0.31.0
 platform: ruby
 authors:
 - Taichi Ishitani
 autorequire: 
 bindir: bin
 cert_chain: []
-date: 2023-06-09 00:00:00.000000000 Z
+date: 2023-09-12 00:00:00.000000000 Z
 dependencies:
 - !ruby/object:Gem::Dependency
   name: bundler
@@ -123,6 +123,8 @@ files:
 - lib/rggen/systemverilog/rtl/register/type/external.rb
 - lib/rggen/systemverilog/rtl/register/type/indirect.erb
 - lib/rggen/systemverilog/rtl/register/type/indirect.rb
+- lib/rggen/systemverilog/rtl/register/type/rw.erb
+- lib/rggen/systemverilog/rtl/register/type/rw.rb
 - lib/rggen/systemverilog/rtl/register_block/protocol.rb
 - lib/rggen/systemverilog/rtl/register_block/protocol/apb.erb
 - lib/rggen/systemverilog/rtl/register_block/protocol/apb.rb
@@ -164,8 +166,8 @@ required_rubygems_version: !ruby/object:Gem::Requirement
     - !ruby/object:Gem::Version
       version: '0'
 requirements: []
-rubygems_version: 3.4.10
+rubygems_version: 3.4.17
 signing_key: 
 specification_version: 4
-summary: rggen-systemverilog-0.30.1
+summary: rggen-systemverilog-0.31.0
 test_files: []