rggen-systemverilog 0.17.0 → 0.18.0
This diff represents the content of publicly available package versions that have been released to one of the supported registries. The information contained in this diff is provided for informational purposes only and reflects changes between package versions as they appear in their respective public registries.
checksums.yaml
CHANGED
|
@@ -1,7 +1,7 @@
|
|
|
1
1
|
---
|
|
2
2
|
SHA256:
|
|
3
|
-
metadata.gz:
|
|
4
|
-
data.tar.gz:
|
|
3
|
+
metadata.gz: 47c585c5655ade6c0873ea2a1ca091d3df75a64d7d8cf4a5250feb4689395828
|
|
4
|
+
data.tar.gz: 2c43249b487d8684988d74bed9ee8566aa4199cb53fb4cff97310195b3237b4e
|
|
5
5
|
SHA512:
|
|
6
|
-
metadata.gz:
|
|
7
|
-
data.tar.gz:
|
|
6
|
+
metadata.gz: 71b81632625b3a9d2315eaa00e067987fc4301a27d0fe0974f896be532ffbca6594b1b7679c124e0ea5dde71643435e3462b18c57eaa31fc7fa36d292c69167f
|
|
7
|
+
data.tar.gz: 5e2aa49b5deab5873b42b8d41e1d3290f5d42f85126d69921cf2f07f9e9312573fd344aebb9f6585194c6060a8add44dfddcd862c3fe173cfdf94381f468b417
|
|
@@ -14,7 +14,7 @@ module RgGen
|
|
|
14
14
|
'rtl/bit_field/type/ro',
|
|
15
15
|
'rtl/bit_field/type/rof',
|
|
16
16
|
'rtl/bit_field/type/rs_w0s_w1s',
|
|
17
|
-
'rtl/bit_field/type/
|
|
17
|
+
'rtl/bit_field/type/rw_w1_wo_wo1',
|
|
18
18
|
'rtl/bit_field/type/rwc',
|
|
19
19
|
'rtl/bit_field/type/rwe',
|
|
20
20
|
'rtl/bit_field/type/rwl',
|
|
@@ -1,6 +1,8 @@
|
|
|
1
|
-
|
|
1
|
+
rggen_bit_field_rw_wo #(
|
|
2
2
|
.WIDTH (<%= width %>),
|
|
3
|
-
.INITIAL_VALUE (<%= initial_value %>)
|
|
3
|
+
.INITIAL_VALUE (<%= initial_value %>),
|
|
4
|
+
.WRITE_ONLY (<%= write_only %>),
|
|
5
|
+
.WRITE_ONCE (<%= write_once %>)
|
|
4
6
|
) u_bit_field (
|
|
5
7
|
.i_clk (<%= clock %>),
|
|
6
8
|
.i_rst_n (<%= reset %>),
|
|
@@ -1,6 +1,6 @@
|
|
|
1
1
|
# frozen_string_literal: true
|
|
2
2
|
|
|
3
|
-
RgGen.define_list_item_feature(:bit_field, :type, [:rw, :wo]) do
|
|
3
|
+
RgGen.define_list_item_feature(:bit_field, :type, [:rw, :w1, :wo, :wo1]) do
|
|
4
4
|
sv_rtl do
|
|
5
5
|
build do
|
|
6
6
|
output :register_block, :value_out, {
|
|
@@ -10,5 +10,15 @@ RgGen.define_list_item_feature(:bit_field, :type, [:rw, :wo]) do
|
|
|
10
10
|
end
|
|
11
11
|
|
|
12
12
|
main_code :bit_field, from_template: true
|
|
13
|
+
|
|
14
|
+
private
|
|
15
|
+
|
|
16
|
+
def write_only
|
|
17
|
+
bit_field.write_only? && 1 || 0
|
|
18
|
+
end
|
|
19
|
+
|
|
20
|
+
def write_once
|
|
21
|
+
[:w1, :wo1].include?(bit_field.type) && 1 || 0
|
|
22
|
+
end
|
|
13
23
|
end
|
|
14
24
|
end
|
metadata
CHANGED
|
@@ -1,14 +1,14 @@
|
|
|
1
1
|
--- !ruby/object:Gem::Specification
|
|
2
2
|
name: rggen-systemverilog
|
|
3
3
|
version: !ruby/object:Gem::Version
|
|
4
|
-
version: 0.
|
|
4
|
+
version: 0.18.0
|
|
5
5
|
platform: ruby
|
|
6
6
|
authors:
|
|
7
7
|
- Taichi Ishitani
|
|
8
8
|
autorequire:
|
|
9
9
|
bindir: bin
|
|
10
10
|
cert_chain: []
|
|
11
|
-
date: 2019-11-
|
|
11
|
+
date: 2019-11-19 00:00:00.000000000 Z
|
|
12
12
|
dependencies:
|
|
13
13
|
- !ruby/object:Gem::Dependency
|
|
14
14
|
name: docile
|
|
@@ -109,8 +109,8 @@ files:
|
|
|
109
109
|
- lib/rggen/systemverilog/rtl/bit_field/type/rof.rb
|
|
110
110
|
- lib/rggen/systemverilog/rtl/bit_field/type/rs_w0s_w1s.erb
|
|
111
111
|
- lib/rggen/systemverilog/rtl/bit_field/type/rs_w0s_w1s.rb
|
|
112
|
-
- lib/rggen/systemverilog/rtl/bit_field/type/
|
|
113
|
-
- lib/rggen/systemverilog/rtl/bit_field/type/
|
|
112
|
+
- lib/rggen/systemverilog/rtl/bit_field/type/rw_w1_wo_wo1.erb
|
|
113
|
+
- lib/rggen/systemverilog/rtl/bit_field/type/rw_w1_wo_wo1.rb
|
|
114
114
|
- lib/rggen/systemverilog/rtl/bit_field/type/rwc.erb
|
|
115
115
|
- lib/rggen/systemverilog/rtl/bit_field/type/rwc.rb
|
|
116
116
|
- lib/rggen/systemverilog/rtl/bit_field/type/rwe.erb
|
|
@@ -170,5 +170,5 @@ requirements: []
|
|
|
170
170
|
rubygems_version: 3.0.3
|
|
171
171
|
signing_key:
|
|
172
172
|
specification_version: 4
|
|
173
|
-
summary: rggen-systemverilog-0.
|
|
173
|
+
summary: rggen-systemverilog-0.18.0
|
|
174
174
|
test_files: []
|