gdbflasher 1.0.0

checksums.yaml

@@ -0,0 +1,7 @@
+---
+SHA1:
+  metadata.gz: 8c61751a3541bf40a9abdd0d999dc16aa3d27ae4
+  data.tar.gz: 5036ff6f4f7801d322f10d9887995c9b89ae7d36
+SHA512:
+  metadata.gz: b8583513a0bc51c34277742bd786106e1b33c26aba4b80bba0a2c2e4c4161ffb27613184ccdb81112565db273fda69b6516a3e2d46914259b2ea8558ed370761
+  data.tar.gz: e2c9f0b1434b6c4ce6cc6c587b97d1373da97e4cc76fa15412d483be363a40266ec85d03721c46191ca261071ee6803c017e1d180225eb2cc2b812b7047aa0d7

data/.gitignore

@@ -0,0 +1,17 @@
+*.gem
+*.rbc
+.bundle
+.config
+.yardoc
+Gemfile.lock
+InstalledFiles
+_yardoc
+coverage
+doc/
+lib/bundler/man
+pkg
+rdoc
+spec/reports
+test/tmp
+test/version_tmp
+tmp

data/Gemfile

@@ -0,0 +1,3 @@
+source 'https://rubygems.org'
+
+gemspec

data/LICENSE

@@ -0,0 +1,22 @@
+Copyright (c) 2012 Sergey Gridasov
+
+MIT License
+
+Permission is hereby granted, free of charge, to any person obtaining
+a copy of this software and associated documentation files (the
+"Software"), to deal in the Software without restriction, including
+without limitation the rights to use, copy, modify, merge, publish,
+distribute, sublicense, and/or sell copies of the Software, and to
+permit persons to whom the Software is furnished to do so, subject to
+the following conditions:
+
+The above copyright notice and this permission notice shall be
+included in all copies or substantial portions of the Software.
+
+THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
+EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
+MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
+NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE
+LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION
+OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION
+WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

data/README.md

@@ -0,0 +1,29 @@
+# Gdbflasher
+
+TODO: Write a gem description
+
+## Installation
+
+Add this line to your application's Gemfile:
+
+    gem 'gdbflasher'
+
+And then execute:
+
+    $ bundle
+
+Or install it yourself as:
+
+    $ gem install gdbflasher
+
+## Usage
+
+TODO: Write usage instructions here
+
+## Contributing
+
+1. Fork it
+2. Create your feature branch (`git checkout -b my-new-feature`)
+3. Commit your changes (`git commit -am 'Added some feature'`)
+4. Push to the branch (`git push origin my-new-feature`)
+5. Create new Pull Request

data/Rakefile

@@ -0,0 +1,2 @@
+#!/usr/bin/env rake
+require "bundler/gem_tasks"

data/bin/gdbflasher

@@ -0,0 +1,76 @@
+#!/usr/bin/env ruby
+
+require "rubygems"
+require "bundler/setup"
+require "trollop"
+require "gdbflasher"
+
+options = Trollop::options do
+  version "gdbflasher #{GdbFlasher::VERSION} (c) 2012 Sergey Gridasov"
+  banner <<-EOB
+gdbflasher is a gdbserver-compatible tool for loading firmware into ARM MCUs.
+
+Usage: gdbserver [options] <IHEX firmware>
+where [options] are:
+EOB
+
+  opt :server, "GDB server address", :type => :string, :default => "127.0.0.1:2331"
+  opt :mcu, "MCU name. Try '--mcu=list' to get list of supported controllers.", :required => true, :type => :string
+  opt :start, "Start application after programming"
+end
+
+if options[:mcu] == "list"
+  GdbFlasher::MCU_CLASSES.each do |sym, klass|
+    puts sym.to_s
+  end
+
+  exit 0
+elsif GdbFlasher::MCU_CLASSES[options[:mcu].intern].nil?
+  warn "MCU #{options[:mcu]} isn't supported."
+
+  exit 0
+elsif ARGV.count == 0
+  warn "Firmware file must be specified"
+
+  exit 1
+elsif ARGV.count > 1
+  warn "Only one firmware file must be specified"
+
+  exit 1
+end
+
+begin
+  firmware = File.open ARGV[0], "r"
+rescue Exception => e
+  warn e
+
+  exit 1
+end
+
+ihex = GdbFlasher::IHex.load firmware
+firmware.close
+
+puts "Loaded #{ARGV[0]}:"
+ihex.segments.each do |segment|
+  printf "  -> %08X - %08X\n", segment.base, segment.base + segment.size - 1
+end
+
+connection = GdbFlasher::ServerConnection.new
+connection.connect options[:server]
+
+mcu = GdbFlasher::MCU_CLASSES[options[:mcu].intern].new connection
+
+success = mcu.program_ihex ihex
+
+mcu.finalize
+
+if options[:start] && success
+  puts "Starting target application"
+  connection.reset
+end
+
+connection.close
+
+if !success
+  exit 1
+end

data/gdbflasher.gemspec

@@ -0,0 +1,19 @@
+# -*- encoding: utf-8 -*-
+require File.expand_path('../lib/gdbflasher/version', __FILE__)
+
+Gem::Specification.new do |gem|
+  gem.authors       = ["Sergey Gridasov"]
+  gem.email         = ["grindars@gmail.com"]
+  gem.description   = %q{gdbflasher is a gdbserver-compatible tool for loading firmware into ARM MCUs.}
+  gem.summary       = %q{Retargetable flasher for ARM microcontrollers}
+  gem.homepage      = "https://github.com/grindars/gdbflasher"
+
+  gem.files         = `git ls-files`.split($\)
+  gem.executables   = gem.files.grep(%r{^bin/}).map{ |f| File.basename(f) }
+  gem.test_files    = gem.files.grep(%r{^(test|spec|features)/})
+  gem.name          = "gdbflasher"
+  gem.require_paths = ["lib"]
+  gem.version       = GdbFlasher::VERSION
+
+  gem.add_dependency 'trollop'
+end

data/helper_sources/Makefile

@@ -0,0 +1,22 @@
+MCUS = stm32f4xx stm32l1xx stm32f10xx_hd stm32f10xx_md
+
+HELPERS = $(addprefix ../helpers/,$(addsuffix .hex,${MCUS}) $(addsuffix .sym,${MCUS}))
+ELVES = $(addsuffix .elf,${MCUS})
+OBJECTS = $(addsuffix .o,${MCUS})
+
+all: ${HELPERS}
+
+clean:
+	rm -f ${HELPERS} ${ELVES} ${OBJECTS}
+
+../helpers/%.sym: %.elf
+	${CROSS_COMPILE}nm -n $< | awk '$$2 == "T" || $$2 == "B" || $$2 == "A" { print $$1 " " $$3 }' > $@
+
+../helpers/%.hex: %.elf
+	${CROSS_COMPILE}objcopy -O ihex $< $@
+
+%.elf: %.lds %.o
+	${CROSS_COMPILE}ld -o $@ -T$^
+
+%.o: %.S
+	${CROSS_COMPILE}as -o $@ $<

data/helper_sources/stm32f10xx_hd.S

@@ -0,0 +1,115 @@
+.set PAGE_SIZE, 2048
+
+.set FPEC, 0x40022000
+
+.set FLASH_ACR,     0
+.set FLASH_KEYR,    4
+.set FLASH_OPTKEYR, 8
+.set FLASH_SR,      12
+.set FLASH_CR,      16
+.set FLASH_AR,      20
+
+.set FLASH_SR_EOP,      1 << 5
+.set FLASH_SR_WRPRTERR, 1 << 4
+.set FLASH_SR_PGERR,    1 << 2
+.set FLASH_SR_BSY,      1 << 0
+
+.set FLASH_CR_EOPIE,    1 << 12
+.set FLASH_CR_ERRIE,    1 << 10
+.set FLASH_CR_OPTWRE,   1 << 9
+.set FLASH_CR_LOCK,     1 << 7
+.set FLASH_CR_STRT,     1 << 6
+.set FLASH_CR_OPTER,    1 << 5
+.set FLASH_CR_OPTPG,    1 << 4
+.set FLASH_CR_MER,      1 << 2
+.set FLASH_CR_PER,      1 << 1
+.set FLASH_CR_PG,       1 << 0
+
+.globl trap
+.globl initialize
+.globl finalize
+.globl erase
+.globl program
+.globl page_buffer
+.globl PAGE_SIZE
+
+.arch armv7-m
+.syntax unified
+.thumb
+.text
+
+trap:
+  nop
+
+initialize:
+    ldr R7, =FPEC
+
+    ldr R0, =0x45670123
+    str R0, [R7, #FLASH_KEYR]
+    ldr R0, =0xCDEF89AB
+    str R0, [R7, #FLASH_KEYR]
+
+    bx LR
+
+finalize:
+    mov R1, #FLASH_CR_LOCK
+    str R1, [R7, #FLASH_CR]
+
+    bx LR
+
+erase:
+    ldr R1, [R7, #FLASH_CR]
+    orr R1, #FLASH_CR_PER
+    str R1, [R7, #FLASH_CR]
+    str R0, [R7, #FLASH_AR]
+    orr R1, #FLASH_CR_STRT
+    str R1, [R7, #FLASH_CR]
+
+1:  ldr R2, [R7, #FLASH_SR]
+    tst R2, #FLASH_SR_BSY
+    bne 1b
+
+    bic R1, #FLASH_CR_PER | FLASH_CR_STRT
+    str R1, [R7, #FLASH_CR]
+
+    and R0, R2, #FLASH_SR_WRPRTERR | FLASH_SR_PGERR
+    str R2, [R7, #FLASH_SR]
+
+    bx LR
+
+program:
+    ldr R1, [R7, #FLASH_CR]
+    orr R1, #FLASH_CR_PG
+    str R1, [R7, #FLASH_CR]
+
+    ldr R4, =page_buffer
+    mov R2, #0
+
+1:
+    ldrh R3, [R4, R2]
+    strh R3, [R0, R2]
+
+2:  ldr R1, [R7, #FLASH_SR]
+    tst R1, #FLASH_SR_BSY
+    bne 2b
+
+    str R1, [R7, #FLASH_SR]
+    ands R1, R1, #FLASH_SR_WRPRTERR | FLASH_SR_PGERR
+    bne 1f
+
+    add R2, #2
+    cmp R2, #PAGE_SIZE
+    blo 1b
+1:
+
+    ldr R2, [R7, #FLASH_CR]
+    bic R2, #FLASH_CR_PG
+    str R2, [R7, #FLASH_CR]
+
+    mov R0, R1
+    bx  LR
+
+.bss
+page_buffer:
+.fill PAGE_SIZE, 1
+.size page_buffer, . - page_buffer

data/helper_sources/stm32f10xx_hd.lds

@@ -0,0 +1,25 @@
+OUTPUT_FORMAT(elf32-littlearm)
+
+MEMORY
+{
+  sram : ORIGIN = 0x20000000, LENGTH = 4K
+}
+
+SECTIONS
+{
+  .text : {
+    *(.text)
+
+    . = ALIGN(4);
+
+    *(.rodata)
+  } > sram
+
+  . = ALIGN(4);
+
+  .bss : {
+    *(.bss)
+  } > sram
+
+  . = ALIGN(4);
+}

data/helper_sources/stm32f10xx_md.S

@@ -0,0 +1,115 @@
+.set PAGE_SIZE, 1024
+
+.set FPEC, 0x40022000
+
+.set FLASH_ACR,     0
+.set FLASH_KEYR,    4
+.set FLASH_OPTKEYR, 8
+.set FLASH_SR,      12
+.set FLASH_CR,      16
+.set FLASH_AR,      20
+
+.set FLASH_SR_EOP,      1 << 5
+.set FLASH_SR_WRPRTERR, 1 << 4
+.set FLASH_SR_PGERR,    1 << 2
+.set FLASH_SR_BSY,      1 << 0
+
+.set FLASH_CR_EOPIE,    1 << 12
+.set FLASH_CR_ERRIE,    1 << 10
+.set FLASH_CR_OPTWRE,   1 << 9
+.set FLASH_CR_LOCK,     1 << 7
+.set FLASH_CR_STRT,     1 << 6
+.set FLASH_CR_OPTER,    1 << 5
+.set FLASH_CR_OPTPG,    1 << 4
+.set FLASH_CR_MER,      1 << 2
+.set FLASH_CR_PER,      1 << 1
+.set FLASH_CR_PG,       1 << 0
+
+.globl trap
+.globl initialize
+.globl finalize
+.globl erase
+.globl program
+.globl page_buffer
+.globl PAGE_SIZE
+
+.arch armv7-m
+.syntax unified
+.thumb
+.text
+
+trap:
+  nop
+
+initialize:
+    ldr R7, =FPEC
+
+    ldr R0, =0x45670123
+    str R0, [R7, #FLASH_KEYR]
+    ldr R0, =0xCDEF89AB
+    str R0, [R7, #FLASH_KEYR]
+
+    bx LR
+
+finalize:
+    mov R1, #FLASH_CR_LOCK
+    str R1, [R7, #FLASH_CR]
+
+    bx LR
+
+erase:
+    ldr R1, [R7, #FLASH_CR]
+    orr R1, #FLASH_CR_PER
+    str R1, [R7, #FLASH_CR]
+    str R0, [R7, #FLASH_AR]
+    orr R1, #FLASH_CR_STRT
+    str R1, [R7, #FLASH_CR]
+
+1:  ldr R2, [R7, #FLASH_SR]
+    tst R2, #FLASH_SR_BSY
+    bne 1b
+
+    bic R1, #FLASH_CR_PER | FLASH_CR_STRT
+    str R1, [R7, #FLASH_CR]
+
+    and R0, R2, #FLASH_SR_WRPRTERR | FLASH_SR_PGERR
+    str R2, [R7, #FLASH_SR]
+
+    bx LR
+
+program:
+    ldr R1, [R7, #FLASH_CR]
+    orr R1, #FLASH_CR_PG
+    str R1, [R7, #FLASH_CR]
+
+    ldr R4, =page_buffer
+    mov R2, #0
+
+1:
+    ldrh R3, [R4, R2]
+    strh R3, [R0, R2]
+
+2:  ldr R1, [R7, #FLASH_SR]
+    tst R1, #FLASH_SR_BSY
+    bne 2b
+
+    str R1, [R7, #FLASH_SR]
+    ands R1, R1, #FLASH_SR_WRPRTERR | FLASH_SR_PGERR
+    bne 1f
+
+    add R2, #2
+    cmp R2, #PAGE_SIZE
+    blo 1b
+1:
+
+    ldr R2, [R7, #FLASH_CR]
+    bic R2, #FLASH_CR_PG
+    str R2, [R7, #FLASH_CR]
+
+    mov R0, R1
+    bx  LR
+
+.bss
+page_buffer:
+.fill PAGE_SIZE, 1
+.size page_buffer, . - page_buffer

data/helper_sources/stm32f10xx_md.lds

@@ -0,0 +1,25 @@
+OUTPUT_FORMAT(elf32-littlearm)
+
+MEMORY
+{
+  sram : ORIGIN = 0x20000000, LENGTH = 4K
+}
+
+SECTIONS
+{
+  .text : {
+    *(.text)
+
+    . = ALIGN(4);
+
+    *(.rodata)
+  } > sram
+
+  . = ALIGN(4);
+
+  .bss : {
+    *(.bss)
+  } > sram
+
+  . = ALIGN(4);
+}

data/helper_sources/stm32f4xx.S

@@ -0,0 +1,109 @@
+.set PAGE_SIZE, 16 * 1024
+
+.set FLASH_BASE,      0x40023C00
+
+.set FLASH_ACR,       0x00
+.set FLASH_KEYR,      0x04
+.set FLASH_OPTKEYR,   0x08
+.set FLASH_SR,        0x0C
+.set FLASH_CR,        0x10
+.set FLASH_OPTCR,     0x14
+
+.globl trap
+.globl initialize
+.globl finalize
+.globl erase
+.globl program
+.globl page_buffer
+.globl PAGE_SIZE
+
+.arch armv7-m
+.syntax unified
+.thumb
+.text
+
+trap:
+  nop
+
+initialize:
+  ldr R7, =FLASH_BASE
+
+  ldr R0, =0x45670123
+  str R0, [R7, #FLASH_KEYR]
+  ldr R0, =0xCDEF89AB
+  str R0, [R7, #FLASH_KEYR]
+
+  bx  LR
+
+finalize:
+  mov R0, #1 << 31
+
+  str R0, [R7, #FLASH_CR]
+  bx  LR
+
+erase:
+  ldr R1, [R7, #FLASH_SR]
+  tst R1, #1 << 16
+  bne erase
+
+  mov R1, #0xF0
+  str R1, [R7, #FLASH_SR]
+
+  ldr R2, =0x202
+  lsl R1, R0, #3
+  orr R1, R2
+  str R1, [R7, #FLASH_CR]
+  orr R1, #1 << 16
+  str R1, [R7, #FLASH_CR]
+
+1:ldr R0, [R7, #FLASH_SR]
+  tst R0, #1 << 16
+  bne 1b
+
+  and R0, #0xF0
+
+  mov R1, #0
+  str R1, [R7, #FLASH_CR]
+
+  bx  LR
+
+program:
+  ldr R1, [R7, #FLASH_SR]
+  tst R1, #1 << 16
+  bne program
+
+  ldr R1, =0x201
+  str R1, [R7, #FLASH_CR]
+
+  mov R1, #0xF0
+  str R1, [R7, #FLASH_SR]
+
+  ldr R4, =page_buffer
+  mov R2, #0
+
+1:
+  ldr R3, [R4, R2]
+  str R3, [R0, R2]
+
+2:ldr R1, [R7, #FLASH_SR]
+  tst R1, #1 << 16
+  bne 2b
+
+  ands R1, #0xF0
+  bne 1f
+
+  add R2, #4
+  cmp R2, #PAGE_SIZE
+  blo 1b
+
+1:
+  mov R0, R1
+  mov R1, #0
+  str R1, [R7, #FLASH_CR]
+
+  bx  LR
+
+.bss
+page_buffer:
+.fill PAGE_SIZE, 1
+.size page_buffer, . - page_buffer

data/helper_sources/stm32f4xx.lds

@@ -0,0 +1,25 @@
+OUTPUT_FORMAT(elf32-littlearm)
+
+MEMORY
+{
+  sram : ORIGIN = 0x20000000, LENGTH = 192K
+}
+
+SECTIONS
+{
+  .text : {
+    *(.text)
+
+    . = ALIGN(4);
+
+    *(.rodata)
+  } > sram
+
+  . = ALIGN(4);
+
+  .bss : {
+    *(.bss)
+  } > sram
+
+  . = ALIGN(4);
+}