HDLRuby 2.3.4 → 2.4.1

Sign up to get free protection for your applications and to get access to all the features.
@@ -214,6 +214,14 @@ module HDLRuby::High::Std
214
214
  par(ev) do
215
215
  ack <= 0
216
216
  run <= 0
217
+ hif(~run) do
218
+ rvok <= 0
219
+ lefts.each_with_index do |left,i|
220
+ lvoks[i] <= 0
221
+ # accs[i].write(0)
222
+ avs[i] <= 0
223
+ end
224
+ end
217
225
  hif(req | run) do
218
226
  run <= 1
219
227
  # Computation request.
@@ -232,14 +240,14 @@ module HDLRuby::High::Std
232
240
  end
233
241
  end
234
242
  end
235
- helse do
236
- rvok <= 0
237
- lefts.each_with_index do |left,i|
238
- lvoks[i] <= 0
239
- # accs[i].write(0)
240
- avs[i] <= 0
241
- end
242
- end
243
+ # helse do
244
+ # rvok <= 0
245
+ # lefts.each_with_index do |left,i|
246
+ # lvoks[i] <= 0
247
+ # # accs[i].write(0)
248
+ # avs[i] <= 0
249
+ # end
250
+ # end
243
251
  end
244
252
  end
245
253
 
@@ -568,7 +568,7 @@ HDLRuby::High::Std.channel(:mem_dual) do |typ,size,clk,rst,br_rsts = {}|
568
568
  # using +target+ as target of access result.
569
569
  writer do |blk,target|
570
570
  # On reset the read trigger is 0.
571
- rst = send(rst_name)
571
+ rst = send(rst_name)
572
572
  top_block.unshift do
573
573
  # Initialize the address so that the next access is at address 0.
574
574
  hif(rst == 1) { abus_w <= -1 }
@@ -1,3 +1,3 @@
1
1
  module HDLRuby
2
- VERSION = "2.3.4"
2
+ VERSION = "2.4.1"
3
3
  end
metadata CHANGED
@@ -1,14 +1,14 @@
1
1
  --- !ruby/object:Gem::Specification
2
2
  name: HDLRuby
3
3
  version: !ruby/object:Gem::Version
4
- version: 2.3.4
4
+ version: 2.4.1
5
5
  platform: ruby
6
6
  authors:
7
7
  - Lovic Gauthier
8
8
  autorequire:
9
9
  bindir: exe
10
10
  cert_chain: []
11
- date: 2020-08-11 00:00:00.000000000 Z
11
+ date: 2020-09-24 00:00:00.000000000 Z
12
12
  dependencies:
13
13
  - !ruby/object:Gem::Dependency
14
14
  name: bundler
@@ -123,6 +123,7 @@ files:
123
123
  - lib/HDLRuby/hdr_samples/with_linear.rb
124
124
  - lib/HDLRuby/hdr_samples/with_loop.rb
125
125
  - lib/HDLRuby/hdr_samples/with_memory.rb
126
+ - lib/HDLRuby/hdr_samples/with_multi_channels.rb
126
127
  - lib/HDLRuby/hdr_samples/with_reconf.rb
127
128
  - lib/HDLRuby/hdrcc.rb
128
129
  - lib/HDLRuby/high_samples/_adder_fault.rb
@@ -262,6 +263,7 @@ files:
262
263
  - lib/HDLRuby/sim/hruby_sim_calc.c
263
264
  - lib/HDLRuby/sim/hruby_sim_core.c
264
265
  - lib/HDLRuby/sim/hruby_sim_list.c
266
+ - lib/HDLRuby/sim/hruby_sim_vcd.c
265
267
  - lib/HDLRuby/sim/hruby_sim_vizualize.c
266
268
  - lib/HDLRuby/sim/hruby_value_pool.c
267
269
  - lib/HDLRuby/std/channel.rb