hwcomponents-cacti 0.1__tar.gz

This diff represents the content of publicly available package versions that have been released to one of the supported registries. The information contained in this diff is provided for informational purposes only and reflects changes between package versions as they appear in their respective public registries.
Files changed (23) hide show
  1. hwcomponents_cacti-0.1/PKG-INFO +90 -0
  2. hwcomponents_cacti-0.1/README.md +76 -0
  3. hwcomponents_cacti-0.1/hwcomponents_cacti/__init__.py +1 -0
  4. hwcomponents_cacti-0.1/hwcomponents_cacti/cacti/cacti +0 -0
  5. hwcomponents_cacti-0.1/hwcomponents_cacti/cacti/tech_params/16nm.dat +1 -0
  6. hwcomponents_cacti-0.1/hwcomponents_cacti/cacti/tech_params/180nm-old.dat +294 -0
  7. hwcomponents_cacti-0.1/hwcomponents_cacti/cacti/tech_params/180nm.dat +113 -0
  8. hwcomponents_cacti-0.1/hwcomponents_cacti/cacti/tech_params/22nm.dat +113 -0
  9. hwcomponents_cacti-0.1/hwcomponents_cacti/cacti/tech_params/32nm.dat +113 -0
  10. hwcomponents_cacti-0.1/hwcomponents_cacti/cacti/tech_params/45nm.dat +113 -0
  11. hwcomponents_cacti-0.1/hwcomponents_cacti/cacti/tech_params/65nm-old.dat +301 -0
  12. hwcomponents_cacti-0.1/hwcomponents_cacti/cacti/tech_params/65nm.dat +113 -0
  13. hwcomponents_cacti-0.1/hwcomponents_cacti/cacti/tech_params/90nm-old.dat +301 -0
  14. hwcomponents_cacti-0.1/hwcomponents_cacti/cacti/tech_params/90nm.dat +113 -0
  15. hwcomponents_cacti-0.1/hwcomponents_cacti/default_cfg.cfg +70 -0
  16. hwcomponents_cacti-0.1/hwcomponents_cacti/hwcomponents_cacti.py +725 -0
  17. hwcomponents_cacti-0.1/hwcomponents_cacti.egg-info/PKG-INFO +90 -0
  18. hwcomponents_cacti-0.1/hwcomponents_cacti.egg-info/SOURCES.txt +21 -0
  19. hwcomponents_cacti-0.1/hwcomponents_cacti.egg-info/dependency_links.txt +1 -0
  20. hwcomponents_cacti-0.1/hwcomponents_cacti.egg-info/top_level.txt +2 -0
  21. hwcomponents_cacti-0.1/pyproject.toml +42 -0
  22. hwcomponents_cacti-0.1/setup.cfg +4 -0
  23. hwcomponents_cacti-0.1/setup.py +39 -0
hwcomponents_cacti-0.1/PKG-INFO ADDED
@@ -0,0 +1,90 @@
1
+ Metadata-Version: 2.4
2
+ Name: hwcomponents_cacti
3
+ Version: 0.1
4
+ Summary: A package for estimating the energy and area of memories with CACTI
5
+ Author-email: Tanner Andrulis <andrulis@mit.edu>
6
+ License: MIT
7
+ Keywords: accelerator,hardware,energy,estimation,CACTI
8
+ Classifier: Development Status :: 3 - Alpha
9
+ Classifier: License :: OSI Approved :: MIT License
10
+ Classifier: Programming Language :: Python :: 3
11
+ Classifier: Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)
12
+ Requires-Python: >=3.12
13
+ Description-Content-Type: text/markdown
14
+
15
+ # HWComponents-Cacti
16
+
17
+ This model connects CACTI to the HWComponents. It provides models for SRAM, DRAM, and
18
+ caches. This is adapted from the Accelergy CACTI plug-in.
19
+
20
+ ## Installation
21
+ Clone the repository and install with pip:
22
+
23
+ ```bash
24
+ git clone --recurse-submodules https://github.com/Accelergy-Project/hwcomponents-cacti.git
25
+ cd hwcomponents-cacti
26
+ make build
27
+ pip3 install .
28
+
29
+ # Check that the installation is successful
30
+ hwc --list | grep SRAM
31
+ hwc --list | grep DRAM
32
+ hwc --list | grep Cache
33
+ ```
34
+
35
+ ## Citation
36
+
37
+ If you use this library in your work, please cite the following:
38
+
39
+ ```bibtex
40
+ @misc{andrulis2024modelinganalogdigitalconverterenergyarea,
41
+ title={Modeling Analog-Digital-Converter Energy and Area for Compute-In-Memory Accelerator Design},
42
+ author={Tanner Andrulis and Ruicong Chen and Hae-Seung Lee and Joel S. Emer and Vivienne Sze},
43
+ year={2024},
44
+ eprint={2404.06553},
45
+ archivePrefix={arXiv},
46
+ primaryClass={cs.AR},
47
+ url={https://arxiv.org/abs/2404.06553},
48
+ }
49
+ @inproceedings{accelergy,
50
+ author = {Wu, Yannan Nellie and Emer, Joel S and Sze, Vivienne},
51
+ booktitle = {2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)},
52
+ title = {Accelergy: An architecture-level energy estimation methodology for accelerator designs},
53
+ year = {2019},
54
+ }
55
+ @article{shivakumar2001cacti,
56
+ title={Cacti 3.0: An integrated cache timing, power, and area model},
57
+ author={Shivakumar, Premkishore and Jouppi, Norman P},
58
+ year={2001},
59
+ publisher={Technical Report 2001/2, Compaq Computer Corporation}
60
+ }
61
+ @ARTICLE{wilton1996cacti,
62
+ title={CACTI: an enhanced cache access and cycle time model},
63
+ author={Wilton, S.J.E. and Jouppi, N.P.},
64
+ journal={IEEE Journal of Solid-State Circuits},
65
+ year={1996},
66
+ volume={31},
67
+ number={5},
68
+ pages={677-688},
69
+ keywords={Driver circuits;Costs;Decoding;Analytical models;Stacking;Delay estimation;Computer architecture;Equations;Councils;Wiring},
70
+ doi={10.1109/4.509850}
71
+ }
72
+ @article{balasubramonian2017cacti,
73
+ author = {Balasubramonian, Rajeev and Kahng, Andrew B. and Muralimanohar, Naveen and Shafiee, Ali and Srinivas, Vaishnav},
74
+ title = {CACTI 7: New Tools for Interconnect Exploration in Innovative Off-Chip Memories},
75
+ year = {2017},
76
+ issue_date = {June 2017},
77
+ publisher = {Association for Computing Machinery},
78
+ address = {New York, NY, USA},
79
+ volume = {14},
80
+ number = {2},
81
+ issn = {1544-3566},
82
+ url = {https://doi.org/10.1145/3085572},
83
+ doi = {10.1145/3085572},
84
+ journal = {ACM Trans. Archit. Code Optim.},
85
+ month = jun,
86
+ articleno = {14},
87
+ numpages = {25},
88
+ keywords = {DRAM, Memory, NVM, interconnects, tools}
89
+ }
90
+ ```
hwcomponents_cacti-0.1/README.md ADDED
@@ -0,0 +1,76 @@
1
+ # HWComponents-Cacti
2
+
3
+ This model connects CACTI to the HWComponents. It provides models for SRAM, DRAM, and
4
+ caches. This is adapted from the Accelergy CACTI plug-in.
5
+
6
+ ## Installation
7
+ Clone the repository and install with pip:
8
+
9
+ ```bash
10
+ git clone --recurse-submodules https://github.com/Accelergy-Project/hwcomponents-cacti.git
11
+ cd hwcomponents-cacti
12
+ make build
13
+ pip3 install .
14
+
15
+ # Check that the installation is successful
16
+ hwc --list | grep SRAM
17
+ hwc --list | grep DRAM
18
+ hwc --list | grep Cache
19
+ ```
20
+
21
+ ## Citation
22
+
23
+ If you use this library in your work, please cite the following:
24
+
25
+ ```bibtex
26
+ @misc{andrulis2024modelinganalogdigitalconverterenergyarea,
27
+ title={Modeling Analog-Digital-Converter Energy and Area for Compute-In-Memory Accelerator Design},
28
+ author={Tanner Andrulis and Ruicong Chen and Hae-Seung Lee and Joel S. Emer and Vivienne Sze},
29
+ year={2024},
30
+ eprint={2404.06553},
31
+ archivePrefix={arXiv},
32
+ primaryClass={cs.AR},
33
+ url={https://arxiv.org/abs/2404.06553},
34
+ }
35
+ @inproceedings{accelergy,
36
+ author = {Wu, Yannan Nellie and Emer, Joel S and Sze, Vivienne},
37
+ booktitle = {2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)},
38
+ title = {Accelergy: An architecture-level energy estimation methodology for accelerator designs},
39
+ year = {2019},
40
+ }
41
+ @article{shivakumar2001cacti,
42
+ title={Cacti 3.0: An integrated cache timing, power, and area model},
43
+ author={Shivakumar, Premkishore and Jouppi, Norman P},
44
+ year={2001},
45
+ publisher={Technical Report 2001/2, Compaq Computer Corporation}
46
+ }
47
+ @ARTICLE{wilton1996cacti,
48
+ title={CACTI: an enhanced cache access and cycle time model},
49
+ author={Wilton, S.J.E. and Jouppi, N.P.},
50
+ journal={IEEE Journal of Solid-State Circuits},
51
+ year={1996},
52
+ volume={31},
53
+ number={5},
54
+ pages={677-688},
55
+ keywords={Driver circuits;Costs;Decoding;Analytical models;Stacking;Delay estimation;Computer architecture;Equations;Councils;Wiring},
56
+ doi={10.1109/4.509850}
57
+ }
58
+ @article{balasubramonian2017cacti,
59
+ author = {Balasubramonian, Rajeev and Kahng, Andrew B. and Muralimanohar, Naveen and Shafiee, Ali and Srinivas, Vaishnav},
60
+ title = {CACTI 7: New Tools for Interconnect Exploration in Innovative Off-Chip Memories},
61
+ year = {2017},
62
+ issue_date = {June 2017},
63
+ publisher = {Association for Computing Machinery},
64
+ address = {New York, NY, USA},
65
+ volume = {14},
66
+ number = {2},
67
+ issn = {1544-3566},
68
+ url = {https://doi.org/10.1145/3085572},
69
+ doi = {10.1145/3085572},
70
+ journal = {ACM Trans. Archit. Code Optim.},
71
+ month = jun,
72
+ articleno = {14},
73
+ numpages = {25},
74
+ keywords = {DRAM, Memory, NVM, interconnects, tools}
75
+ }
76
+ ```
hwcomponents_cacti-0.1/hwcomponents_cacti/__init__.py ADDED
@@ -0,0 +1 @@
1
+ from .hwcomponents_cacti import *
hwcomponents_cacti-0.1/hwcomponents_cacti/cacti/tech_params/16nm.dat ADDED
@@ -0,0 +1 @@
1
+ Invalid technology nodes
hwcomponents_cacti-0.1/hwcomponents_cacti/cacti/tech_params/180nm-old.dat ADDED
@@ -0,0 +1,294 @@
1
+ #each column represents one technology flavors.
2
+ #options are itrs-hp, itrs-lstp, itrs-lop, lp-dram, comm-dram
3
+
4
+ ==========================================================================
5
+ parameters || hp | lstp | lop | lp-dram | comm-dram ||
6
+ || | | | | ||
7
+ ==========================================================================
8
+ || | | | | ||
9
+ -C_g_ideal || 13.28e-16 | 0 | 0 | 0 | 0 ||
10
+ ____________||___________|___________|___________|___________|___________||
11
+ || | | | | ||
12
+ -C_fringe || 0.16e-15 | 0 | 0 | 0 | 0 ||
13
+ ____________||___________|___________|___________|___________|___________||
14
+ || | | | | ||
15
+ -C_junc || 2e-15 | 0 | 0 | 0 | 0 ||
16
+ ____________||___________|___________|___________|___________|___________||
17
+ || | | | | ||
18
+ -C_junc_sw || 0.25e-15 | 0.25e-15 | 0.25e-15 | 0.25e-15 | 0.25e-15 ||
19
+ ____________||___________|___________|___________|___________|___________||
20
+ || | | | | ||
21
+ -l_phy || 0.12 | 0 | 0 | 0 | 0 ||
22
+ ____________||___________|___________|___________|___________|___________||
23
+ || | | | | ||
24
+ -l_elec || 0.1 | 0 | 0 | 0 | 0 ||
25
+ ____________||___________|___________|___________|___________|___________||__________________________
26
+ || | | | | ||
27
+ -nmos_effective_resistance_multiplier || 1.54 | 1.54 | 1.54 | 1.54 | 1.54 ||
28
+ ______________________________________||____________|___________|___________|___________|___________||
29
+ || | | | | ||
30
+ -Vdd || 1.5 | 0 | 0 | 0 | 0 ||
31
+ ____________||___________|___________|___________|___________|___________||
32
+ || | | | | ||
33
+ -Vth || 0.4407 | 0 | 0 | 0 | 0 ||
34
+ ____________||___________|___________|___________|___________|___________||
35
+ || | | | | ||
36
+ -Vdsat || 0.256 | 0 | 0 | 0 | 0 ||
37
+ ____________||___________|___________|___________|___________|___________||
38
+ || | | | | ||
39
+ -I_on_n || 750e-6 | 0 | 0 | 0 | 0 ||
40
+ ____________||___________|___________|___________|___________|___________||
41
+ || | | | | ||
42
+ -I_on_p || 350e-6 | 0 | 0 | 0 | 0 ||
43
+ ____________||___________|___________|___________|___________|___________||
44
+ ||
45
+ I_off depends on Temperature [temp3-300]/10 is used as index ||
46
+ _________________________________________________________________________||
47
+ | || | | | | ||
48
+ -I_off_n|0 || 7e-10 | 0 | 0 | 0 | 0 ||
49
+ ________|___ ||___________|___________|___________|___________|___________||
50
+ | || | | | | ||
51
+ -I_off_n|10 || 8.26e-10 | 0 | 0 | 0 | 0 ||
52
+ ________|___ ||___________|___________|___________|___________|___________||
53
+ | || | | | | ||
54
+ -I_off_n|20 || 9.74e-10 | 0 | 0 | 0 | 0 ||
55
+ ________|___ ||___________|___________|___________|___________|___________||
56
+ | || | | | | ||
57
+ -I_off_n|30 || 1.15e-9 | 0 | 0 | 0 | 0 ||
58
+ ________|___ ||___________|___________|___________|___________|___________||
59
+ | || | | | | ||
60
+ -I_off_n|40 || 1.35e-9 | 0 | 0 | 0 | 0 ||
61
+ ________|___ ||___________|___________|___________|___________|___________||
62
+ | || | | | | ||
63
+ -I_off_n|50 || 1.60e-9 | 0 | 0 | 0 | 0 ||
64
+ ________|___ ||___________|___________|___________|___________|___________||
65
+ | || | | | | ||
66
+ -I_off_n|60 || 1.88e-9 | 0 | 0 | 0 | 0 ||
67
+ ________|___ ||___________|___________|___________|___________|___________||
68
+ | || | | | | ||
69
+ -I_off_n|70 || 2.29e-9 | 0 | 0 | 0 | 0 ||
70
+ ________|___ ||___________|___________|___________|___________|___________||
71
+ | || | | | | ||
72
+ -I_off_n|80 || 2.70e-9 | 0 | 0 | 0 | 0 ||
73
+ ________|___ ||___________|___________|___________|___________|___________||
74
+ | || | | | | ||
75
+ -I_off_n|90 || 3.19e-9 | 0 | 0 | 0 | 0 ||
76
+ ________|___ ||___________|___________|___________|___________|___________||
77
+ | || | | | | ||
78
+ -I_off_n|100 || 3.76e-9 | 0 | 0 | 0 | 0 ||
79
+ ________|___ ||___________|___________|___________|___________|___________||
80
+ | || | | | | ||
81
+ -I_g_on_n|0 || 1.65e-10 | 0 | 0 | 0 | 0 ||
82
+ _________|___||__________|___________|___________|___________|___________||
83
+ | || | | | | ||
84
+ -I_g_on_n|10 || 1.65e-10 | 0 | 0 | 0 | 0 ||
85
+ _________|___||__________|___________|___________|___________|___________||
86
+ | || | | | | ||
87
+ -I_g_on_n|20 || 1.65e-10 | 0 | 0 | 0 | 0 ||
88
+ _________|___||__________|___________|___________|___________|___________||
89
+ | || | | | | ||
90
+ -I_g_on_n|30 || 1.65e-10 | 0 | 0 | 0 | 0 ||
91
+ _________|___||__________|___________|___________|___________|___________||
92
+ | || | | | | ||
93
+ -I_g_on_n|40 || 1.65e-10 | 0 | 0 | 0 | 0 ||
94
+ _________|___||__________|___________|___________|___________|___________||
95
+ | || | | | | ||
96
+ -I_g_on_n|50 || 1.65e-10 | 0 | 0 | 0 | 0 ||
97
+ _________|___||__________|___________|___________|___________|___________||
98
+ | || | | | | ||
99
+ -I_g_on_n|60 || 1.65e-10 | 0 | 0 | 0 | 0 ||
100
+ _________|___||__________|___________|___________|___________|___________||
101
+ | || | | | | ||
102
+ -I_g_on_n|70 || 1.65e-10 | 0 | 0 | 0 | 0 ||
103
+ _________|___||__________|___________|___________|___________|___________||
104
+ | || | | | | ||
105
+ -I_g_on_n|80 || 1.65e-10 | 0 | 0 | 0 | 0 ||
106
+ _________|___||__________|___________|___________|___________|___________||
107
+ | || | | | | ||
108
+ -I_g_on_n|90 || 1.65e-10 | 0 | 0 | 0 | 0 ||
109
+ _________|___||__________|___________|___________|___________|___________||
110
+ | || | | | | ||
111
+ -I_g_on_n|100 || 1.65e-10 | 0 | 0 | 0 | 0 ||
112
+ _________|___ ||__________|___________|___________|___________|___________||
113
+ || | | | | ||
114
+ -C_ox || 3.58e-14 | 0 | 0 | 0 | 0 ||
115
+ ____________||___________|___________|___________|___________|___________||
116
+ || | | | | ||
117
+ -t_ox || 2.4e-3 | 0 | 0 | 0 | 0 ||
118
+ ____________||___________|___________|___________|___________|___________||
119
+ || | | | | ||
120
+ -n2p_drv_rt || 2.45 | 0 | 0 | 0 | 0 ||
121
+ ____________||___________|___________|___________|___________|___________||
122
+ || | | | | ||
123
+ -lch_lk_rdc || 1 | 0 | 0 | 0 | 0 ||
124
+ ____________||___________|___________|___________|___________|___________||
125
+ || | | | | ||
126
+ -Mobility_n || 302.16e8 | 0 | 0 | 0 | 0 ||
127
+ ____________||___________|___________|___________|___________|___________||__________
128
+ || | | | | ||
129
+ -gmp_to_gmn_multiplier || 1.22 | 0 | 0 | 0 | 0 ||
130
+ _______________________||___________|___________|___________|___________|___________||
131
+ || | | | | ||
132
+ -vpp || 0 | 0 | 0 | 0 | 0 ||
133
+ ____________||___________|___________|___________|___________|___________||
134
+
135
+
136
+ SRAM
137
+ __________________________________________________________________________________
138
+ | || | | | | ||
139
+ -Wmemcella | 0 || 1.31 | 1.31 | 1.31 | 1.31 | 1.31 ||
140
+ ___________|________||___________|___________|___________|___________|___________||
141
+ | || | | | | ||
142
+ -Wmemcellpmos | 0 || 1.23 | 1.23 | 1.23 | 1.23 | 1.23 ||
143
+ ______________|_____||___________|___________|___________|___________|___________||
144
+ | || | | | | ||
145
+ -Wmemcellnmos | 0 || 2.08 | 2.08 | 2.08 | 2.08 | 2.08 ||
146
+ ______________|_____||___________|___________|___________|___________|___________||
147
+ | || | | | | ||
148
+ -area_cell | 0 || 146 | 146 | 146 | 146 | 146 ||
149
+ ______________|_____||___________|___________|___________|___________|___________||
150
+ | || | | | | ||
151
+ -asp_ratio_cell | 0 || 1.46 | 1.46 | 1.46 | 1.46 | 1.46 ||
152
+ ________________|___||___________|___________|___________|___________|___________||
153
+
154
+ CAM
155
+ __________________________________________________________________________________
156
+ | || | | | | ||
157
+ -Wmemcella | 1 || 1.31 | 1.31 | 1.31 | 1.31 | 1.31 ||
158
+ ________________|___||___________|___________|___________|___________|___________||
159
+ | || | | | | ||
160
+ -Wmemcellpmos | 1 || 1.23 | 1.23 | 1.23 | 1.23 | 1.23 ||
161
+ ________________|___||___________|___________|___________|___________|___________||
162
+ | || | | | | ||
163
+ -Wmemcellnmos | 1 || 2.08 | 2.08 | 2.08 | 2.08 | 2.08 ||
164
+ ________________|___||___________|___________|___________|___________|___________||
165
+ | || | | | | ||
166
+ -area_cell | 1 || 292 | 292 | 292 | 292 | 292 ||
167
+ ________________|___||___________|___________|___________|___________|___________||
168
+ | || | | | | ||
169
+ -asp_ratio_cell | 1 || 2.92 | 2.92 | 2.92 | 2.92 | 2.92 ||
170
+ ________________|___||___________|___________|___________|___________|___________||
171
+
172
+ DRAM
173
+ __________________________________________________________________________________
174
+ | || | | | | ||
175
+ -vdd_cell | 2 || 0 | | | 0 | 0 ||
176
+ _______________|____||___________|___________|___________|___________|___________||
177
+ | || | | | | ||
178
+ -Wmemcella | 2 || 0 | | | 0 | 0 ||
179
+ _______________|____||___________|___________|___________|___________|___________||
180
+ | || | | | | ||
181
+ -Wmemcellpmos | 2 || 0 | | | 0 | 0 ||
182
+ _______________|____||___________|___________|___________|___________|___________||
183
+ | || | | | | ||
184
+ -Wmemcellnmos | 2 || 0 | | | 0 | 0 ||
185
+ _______________|____||___________|___________|___________|___________|___________||
186
+ | || | | | | ||
187
+ -area_cell | 2 || 0 | | | 0 | 0 ||
188
+ _______________|____||___________|___________|___________|___________|___________||
189
+ | || | | | | ||
190
+ -asp_ratio_cell | 2 || 2 | | | 0 | 0 ||
191
+ ________________|___||___________|___________|___________|___________|___________||
192
+
193
+ ______________________________________________________________________________
194
+ || | | | | ||
195
+ -dram_cell_I_on || 0 | | | 0 | 0 ||
196
+ ________________||___________|___________|___________|___________|___________||
197
+ || | | | | ||
198
+ -dram_cell_Vdd || 0 | | | 0 | 0 ||
199
+ ________________||___________|___________|___________|___________|___________||
200
+ || | | | | ||
201
+ -dram_cell_C || 0 | | | 0 | 0 ||
202
+ ________________||___________|___________|___________|___________|___________||____________________
203
+ || | | | | ||
204
+ -dram_cell_I_off_worst_case_len_temp || 0 | | | 0 | 0 ||
205
+ _____________________________________||___________|___________|___________|___________|___________||
206
+
207
+
208
+ __________________________________________________________________________
209
+ ||
210
+ -logic_scaling_co_eff 1.5 ||
211
+ _________________________________________________________________________||
212
+ ||
213
+ -core_tx_density 0.245 ||
214
+ _________________________________________________________________________||
215
+ ||
216
+ -sckt_co_eff 1.11 ||
217
+ _________________________________________________________________________||
218
+ ||
219
+ -chip_layout_overhead 1.0 ||
220
+ _________________________________________________________________________||
221
+ ||
222
+ -macro_layout_overhead 1.0 ||
223
+ _________________________________________________________________________||
224
+ __________________________________________________________________________
225
+ ||
226
+ -sense_delay .28e-9 ||
227
+ _________________________________________________________________________||
228
+ ||
229
+ -sense_dy_power 14.7e-15 ||
230
+ _________________________________________________________________________||
231
+
232
+
233
+ _____________________________________________________________________________________________________________________________________________________
234
+ || | | | | | | | | | ||
235
+ -wire_pitch || 2.5 | 4 | 8 | 0 | 0 | 2.5 | 4 | 8 | 0 | 0 ||
236
+ ___________________________||___________|___________|___________|___________|___________|___________|___________|___________|___________|___________||
237
+ || | | | | | | | | | ||
238
+ -barrier_thickness || 0.017 | 0.017 | 0.017 | 0.017 | 0.017 | 0.017 | 0.017 | 0.017 | 0.017 | 0.017 ||
239
+ ___________________________||___________|___________|___________|___________|___________|___________|___________|___________|___________|___________||
240
+ || | | | | | | | | | ||
241
+ -dishing_thickness || 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 ||
242
+ ___________________________||___________|___________|___________|___________|___________|___________|___________|___________|___________|___________||
243
+ || | | | | | | | | | ||
244
+ -alpha_scatter || 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 ||
245
+ ___________________________||___________|___________|___________|___________|___________|___________|___________|___________|___________|___________||
246
+ || | | | | | | | | | ||
247
+ -aspect_ratio || 2.0 | 2.4 | 2.2 | 0 | 0 | 2.0 | 2.0 | 2.2 | 0 | 0 ||
248
+ ___________________________||___________|___________|___________|___________|___________|___________|___________|___________|___________|___________||
249
+ || | | | | | | | | | ||
250
+ -miller_value || 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 ||
251
+ ___________________________||___________|___________|___________|___________|___________|___________|___________|___________|___________|___________||
252
+ || | | | | | | | | | ||
253
+ -horiz_dielectric_constant || 2.709 | 2.709 | 2.709 | 2.709 | 2.709 | 2.709 | 2.709 | 2.709 | 2.709 | 2.709 ||
254
+ ___________________________||___________|___________|___________|___________|___________|___________|___________|___________|___________|___________||
255
+ || | | | | | | | | | ||
256
+ -vert_dielectric_constant || 3.9 | 3.9 | 3.9 | 3.9 | 3.9 | 3.9 | 3.9 | 3.9 | 3.9 | 3.9 ||
257
+ ___________________________||___________|___________|___________|___________|___________|___________|___________|___________|___________|___________||
258
+ || | | | | | | | | | ||
259
+ -ild_thickness || 0.75 | 0.75 | 1.5 | 0 | 0 | 0.75 | 0.75 | 1.5 | 0 | 0 ||
260
+ ___________________________||___________|___________|___________|___________|___________|___________|___________|___________|___________|___________||
261
+ || | | | | | | | | | ||
262
+ -fringe_cap || 0.115e-15 | 0.115e-15 | 0.115e-15 | 0.115e-15 | 0.115e-15 | 0.115e-15 | 0.115e-15 | 0.115e-15 | 0.115e-15 | 0.115e-15 ||
263
+ ___________________________||___________|___________|___________|___________|___________|___________|___________|___________|___________|___________||
264
+
265
+ _____________________________________________________________________________________________________
266
+ || | | | | | ||
267
+ -tsv_pitch || 0 | 0 | 0 | 0 | 0 | 0 ||
268
+ ___________________________||___________|___________|___________|___________|___________|___________||
269
+ || | | | | | ||
270
+ -tsv_diameter || 0 | 0 | 0 | 0 | 0 | 0 ||
271
+ ___________________________||___________|___________|___________|___________|___________|___________||
272
+ || | | | | | ||
273
+ -tsv_length || 0 | 0 | 0 | 0 | 0 | 0 ||
274
+ ___________________________||___________|___________|___________|___________|___________|___________||
275
+ || | | | | | ||
276
+ -tsv_dielec_thickness || 0 | 0 | 0 | 0 | 0 | 0 ||
277
+ ___________________________||___________|___________|___________|___________|___________|___________||
278
+ || | | | | | ||
279
+ -tsv_contact_resistance || 0 | 0 | 0 | 0 | 0 | 0 ||
280
+ ___________________________||___________|___________|___________|___________|___________|___________||
281
+ || | | | | | ||
282
+ -tsv_depletion_width || 0 | 0 | 0 | 0 | 0 | 0 ||
283
+ ___________________________||___________|___________|___________|___________|___________|___________||
284
+ || | | | | | ||
285
+ -tsv_liner_dielectric_cons || 0 | 0 | 0 | 0 | 0 | 0 ||
286
+ ___________________________||___________|___________|___________|___________|___________|___________||
287
+
288
+
289
+
290
+
291
+
292
+
293
+
294
+
hwcomponents_cacti-0.1/hwcomponents_cacti/cacti/tech_params/180nm.dat ADDED
@@ -0,0 +1,113 @@
1
+ parameters (unit) hp lstp lop lp-dram comm-dram
2
+ -C_g_ideal (F/um) 1.328e-15 0 0 0 0
3
+ -C_fringe (F/um) 1.6e-16 0 0 0 0
4
+ -C_junc (F/um^2) 2e-15 0 0 0 0
5
+ -C_junc_sw (F/um^2) 2.5e-16 2.5e-16 2.5e-16 2.5e-16 2.5e-16
6
+ -l_phy (um) 0.12 0 0 0 0
7
+ -l_elec (um) 0.1 0 0 0 0
8
+ -nmos_effective_resistance_multiplier (-) 1.54 0 0 0 0
9
+ -Vdd (V) 1.5 0 0 0 0
10
+ -Vth (V) 0.4407 0 0 0 0
11
+ -Vdsat (V) 0.256 0 0 0 0
12
+ -I_on_n (A/um) 0.00075 0 0 0 0
13
+ -I_on_p (A/um) 0.00035 0 0 0 0
14
+
15
+
16
+
17
+ parameters (unit) temp hp lstp lop lp-dram comm-dram
18
+ -I_off_n (A/um) 0 7e-10 0 0 0 0
19
+ -I_off_n (A/um) 10 8.26e-10 0 0 0 0
20
+ -I_off_n (A/um) 20 9.74e-10 0 0 0 0
21
+ -I_off_n (A/um) 30 1.15e-09 0 0 0 0
22
+ -I_off_n (A/um) 40 1.35e-09 0 0 0 0
23
+ -I_off_n (A/um) 50 1.6e-09 0 0 0 0
24
+ -I_off_n (A/um) 60 1.88e-09 0 0 0 0
25
+ -I_off_n (A/um) 70 2.29e-09 0 0 0 0
26
+ -I_off_n (A/um) 80 2.7e-09 0 0 0 0
27
+ -I_off_n (A/um) 90 3.19e-09 0 0 0 0
28
+ -I_off_n (A/um) 100 3.76e-09 0 0 0 0
29
+ -I_g_on_n (A/um) 0 1.65e-10 0 0 0 0
30
+ -I_g_on_n (A/um) 10 1.65e-10 0 0 0 0
31
+ -I_g_on_n (A/um) 20 1.65e-10 0 0 0 0
32
+ -I_g_on_n (A/um) 30 1.65e-10 0 0 0 0
33
+ -I_g_on_n (A/um) 40 1.65e-10 0 0 0 0
34
+ -I_g_on_n (A/um) 50 1.65e-10 0 0 0 0
35
+ -I_g_on_n (A/um) 60 1.65e-10 0 0 0 0
36
+ -I_g_on_n (A/um) 70 1.65e-10 0 0 0 0
37
+ -I_g_on_n (A/um) 80 1.65e-10 0 0 0 0
38
+ -I_g_on_n (A/um) 90 1.65e-10 0 0 0 0
39
+ -I_g_on_n (A/um) 100 1.65e-10 0 0 0 0
40
+
41
+
42
+ parameters (unit) hp lstp lop lp-dram comm-dram
43
+ -C_ox (F/um^2) 3.58e-14 0 0 0 0
44
+ -t_ox (um) 0.0024 0 0 0 0
45
+ -n2p_drv_rt (-) 2.45 0 0 0 0
46
+ -lch_lk_rdc (-) 1 0 0 0 0
47
+ -Mobility_n (um^2/V.sec) 3.0216e+10 0 0 0 0
48
+ -gmp_to_gmn_multiplier (-) 1.22 0 0 0 0
49
+ -vpp (V) 0 0 0 0 0
50
+
51
+ SRAM
52
+ parameters cell_type hp lstp lop lp-dram comm-dram
53
+ -Wmemcella (um) 0 1.31 1.31 1.31 1.31 1.31
54
+ -Wmemcellpmos (um) 0 1.23 1.23 1.23 1.23 1.23
55
+ -Wmemcellnmos (um) 0 2.08 2.08 2.08 2.08 2.08
56
+ -area_cell (um^2) 0 146 146 146 146 146
57
+ -asp_ratio_cell (-) 0 1.46 1.46 1.46 1.46 1.46
58
+
59
+ CAM
60
+ parameters cell_type hp lstp lop lp-dram comm-dram
61
+ -Wmemcella (um) 1 1.31 1.31 1.31 1.31 1.31
62
+ -Wmemcellpmos (um) 1 1.23 1.23 1.23 1.23 1.23
63
+ -Wmemcellnmos (um) 1 2.08 2.08 2.08 2.08 2.08
64
+ -area_cell (um^2) 1 292 292 292 292 292
65
+ -asp_ratio_cell (-) 1 2.92 2.92 2.92 2.92 2.92
66
+
67
+ DRAM
68
+ parameters cell_type hp lstp lop lp-dram comm-dram
69
+ -vdd_cell (V) 2 0 0 0 0 0
70
+ -Wmemcella (um) 2 0 0 0 0 0
71
+ -Wmemcellpmos (um) 2 0 0 0 0 0
72
+ -Wmemcellnmos (um) 2 0 0 0 0 0
73
+ -area_cell (um^2) 2 0 0 0 0 0
74
+ -asp_ratio_cell (-) 2 0 0 0 0 0
75
+
76
+ parameters hp lstp lop lp-dram comm-dram
77
+ -dram_cell_I_on (A/um) 0 0 0 0 0
78
+ -dram_cell_Vdd (V) 0 0 0 0 0
79
+ -dram_cell_C (F) 0 0 0 0 0
80
+ -dram_cell_I_off_worst_case_len_temp (A/um) 0 0 0 0 0
81
+
82
+
83
+ -logic_scaling_co_eff (-) 1.5
84
+ -core_tx_density (1/um^2) 0.245
85
+ -sckt_co_eff (-) 1.11
86
+ -chip_layout_overhead (-) 1
87
+ -macro_layout_overhead (-) 1
88
+ -sense_delay (sec) 2.8e-10
89
+ -sense_dy_power (J) 1.47e-14
90
+
91
+ parameters 0/0 0/1 0/2 0/3 1/0 1/1 1/2 1/3
92
+ -wire_pitch (um) 2.5 4 8 0 2.5 4 8 2
93
+ -barrier_thickness (um) 0.017 0.017 0.017 0 0.017 0.017 0.017 0
94
+ -dishing_thickness (um) 0 0 0 0 0 0 0.1584 0
95
+ -alpha_scatter (-) 1 1 1 0 1 1 1 0
96
+ -aspect_ratio (-) 2 2.4 2.2 0 2 2 2.2 0
97
+ -miller_value (-) 1.5 1.5 1.5 0 1.5 1.5 1.5 0
98
+ -horiz_dielectric_constant (-) 2.709 2.709 2.709 0 3.038 3.038 3.038 0
99
+ -vert_dielectric_constant (-) 3.9 3.9 3.9 0 3.9 3.9 3.9 0
100
+ -ild_thickness (um) 0.75 0.75 1.5 0 0.75 0.75 1.98 0
101
+ -fringe_cap (F/um) 1.15e-16 1.15e-16 1.15e-16 1.15e-16 1.15e-16 1.15e-16 1.15e-16 1.15e-16
102
+ -resistivity (u-ohm.m) 0.022 0.022 0.022 0.022 0.022 0.022 0.022 0.022
103
+
104
+ parameters 0/0 0/1 0/2 1/0 1/1 1/2
105
+ -wire_r_per_micron (ohm/um) 0 0 0 0 0 0 0 66.6667
106
+ -wire_c_per_micron (F/um) 0 0 0 0 0 0 0 6.51042e-16
107
+ -tsv_pitch (um) 0 0 0 0 0 0
108
+ -tsv_diameter (um) 0 0 0 0 0 0
109
+ -tsv_length (um) 0 0 0 0 0 0
110
+ -tsv_dielec_thickness (um) 0 0 0 0 0 0
111
+ -tsv_contact_resistance (ohm) 0 0 0 0 0 0
112
+ -tsv_depletion_width (um) 0 0 0 0 0 0
113
+ -tsv_liner_dielectric_cons (-) 0 0 0 0 0 0