rggen-systemverilog 0.27.0 → 0.27.1
Sign up to get free protection for your applications and to get access to all the features.
- checksums.yaml +4 -4
- data/lib/rggen/systemverilog/ral/bit_field/type/{w0trg_w1trg.rb → row0trg_row1trg_w0trg_w1trg.rb} +1 -1
- data/lib/rggen/systemverilog/ral.rb +2 -3
- data/lib/rggen/systemverilog/version.rb +1 -1
- metadata +5 -6
- data/lib/rggen/systemverilog/ral/bit_field/type/row0trg_row1trg.rb +0 -5
checksums.yaml
CHANGED
@@ -1,7 +1,7 @@
|
|
1
1
|
---
|
2
2
|
SHA256:
|
3
|
-
metadata.gz:
|
4
|
-
data.tar.gz:
|
3
|
+
metadata.gz: b163ec13c4940ca6d489739aaae909dd3d189627eff20383cef519537bade127
|
4
|
+
data.tar.gz: 6bdfd55721b6e7c1a7250eed73cb5ca6ce1a2dba28d57e134b06b601397afabe
|
5
5
|
SHA512:
|
6
|
-
metadata.gz:
|
7
|
-
data.tar.gz:
|
6
|
+
metadata.gz: f8327405b12e0d43ab8801772b85efd57f0a71f856f0f07efec961d97c7b70c4bacee05968303a41178201e9b90a16b289af24b23a71cb403ed5949fbeba0251
|
7
|
+
data.tar.gz: be673375b40e9d4c8241be45a4feb8ee4a09d815bc4ecd0926759f058dea021e8588b270de22408f8a34fa8cb5f50772f51addc47b3cfa60dba0c858064bccbd
|
data/lib/rggen/systemverilog/ral/bit_field/type/{w0trg_w1trg.rb → row0trg_row1trg_w0trg_w1trg.rb}
RENAMED
@@ -1,6 +1,6 @@
|
|
1
1
|
# frozen_string_literal: true
|
2
2
|
|
3
|
-
RgGen.define_list_item_feature(:bit_field, :type, [:w0trg, :w1trg]) do
|
3
|
+
RgGen.define_list_item_feature(:bit_field, :type, [:row0trg, :row1trg, :w0trg, :w1trg]) do
|
4
4
|
sv_ral do
|
5
5
|
model_name { "rggen_ral_#{bit_field.type}_field" }
|
6
6
|
end
|
@@ -24,10 +24,9 @@ RgGen.setup_plugin :'rggen-sv-ral' do |plugin|
|
|
24
24
|
'ral/bit_field/type',
|
25
25
|
'ral/bit_field/type/rof',
|
26
26
|
'ral/bit_field/type/rotrg_rwtrg_wotrg',
|
27
|
-
'ral/bit_field/type/
|
27
|
+
'ral/bit_field/type/row0trg_row1trg_w0trg_w1trg',
|
28
28
|
'ral/bit_field/type/rowo_rowotrg',
|
29
29
|
'ral/bit_field/type/rwc_rws',
|
30
|
-
'ral/bit_field/type/rwe_rwl'
|
31
|
-
'ral/bit_field/type/w0trg_w1trg'
|
30
|
+
'ral/bit_field/type/rwe_rwl'
|
32
31
|
]
|
33
32
|
end
|
metadata
CHANGED
@@ -1,14 +1,14 @@
|
|
1
1
|
--- !ruby/object:Gem::Specification
|
2
2
|
name: rggen-systemverilog
|
3
3
|
version: !ruby/object:Gem::Version
|
4
|
-
version: 0.27.
|
4
|
+
version: 0.27.1
|
5
5
|
platform: ruby
|
6
6
|
authors:
|
7
7
|
- Taichi Ishitani
|
8
8
|
autorequire:
|
9
9
|
bindir: bin
|
10
10
|
cert_chain: []
|
11
|
-
date: 2022-
|
11
|
+
date: 2022-08-30 00:00:00.000000000 Z
|
12
12
|
dependencies:
|
13
13
|
- !ruby/object:Gem::Dependency
|
14
14
|
name: bundler
|
@@ -57,11 +57,10 @@ files:
|
|
57
57
|
- lib/rggen/systemverilog/ral/bit_field/type.rb
|
58
58
|
- lib/rggen/systemverilog/ral/bit_field/type/rof.rb
|
59
59
|
- lib/rggen/systemverilog/ral/bit_field/type/rotrg_rwtrg_wotrg.rb
|
60
|
-
- lib/rggen/systemverilog/ral/bit_field/type/
|
60
|
+
- lib/rggen/systemverilog/ral/bit_field/type/row0trg_row1trg_w0trg_w1trg.rb
|
61
61
|
- lib/rggen/systemverilog/ral/bit_field/type/rowo_rowotrg.rb
|
62
62
|
- lib/rggen/systemverilog/ral/bit_field/type/rwc_rws.rb
|
63
63
|
- lib/rggen/systemverilog/ral/bit_field/type/rwe_rwl.rb
|
64
|
-
- lib/rggen/systemverilog/ral/bit_field/type/w0trg_w1trg.rb
|
65
64
|
- lib/rggen/systemverilog/ral/feature.rb
|
66
65
|
- lib/rggen/systemverilog/ral/register/type.rb
|
67
66
|
- lib/rggen/systemverilog/ral/register/type/default.erb
|
@@ -156,8 +155,8 @@ required_rubygems_version: !ruby/object:Gem::Requirement
|
|
156
155
|
- !ruby/object:Gem::Version
|
157
156
|
version: '0'
|
158
157
|
requirements: []
|
159
|
-
rubygems_version: 3.3.
|
158
|
+
rubygems_version: 3.3.7
|
160
159
|
signing_key:
|
161
160
|
specification_version: 4
|
162
|
-
summary: rggen-systemverilog-0.27.
|
161
|
+
summary: rggen-systemverilog-0.27.1
|
163
162
|
test_files: []
|