rggen-systemverilog 0.26.1 → 0.27.0

checksums.yaml

@@ -1,7 +1,7 @@
 ---
 SHA256:
-  metadata.gz: 37662ce6857eb9237c7747e58b21d0dad5230a4879f88800b772cff8c5bb5b17
-  data.tar.gz: f9334ba40018bf2c057f5e9dfb97611958141ca19d776b95495cdf5ea1c18e64
+  metadata.gz: e21904c762e6894ce703b9786419aad14e0a8be86ace5d6ee098499ef57eeb06
+  data.tar.gz: a8c2b427a10ef057d2220b049f733561f1b0fd16052ef7166309b1bd3e58fd72
 SHA512:
-  metadata.gz: 14a6a6540f7ed433b53e48692942dc01ff684c1ad85497ce245c9d92cb3a75b2905ede3b81987e14596e7e5887b90bb8aed8dd7dd02deefbcce549eb5d5eb605
-  data.tar.gz: c62ebc166dafb2ef593a2b27f5bac1897071078d6ccb68f666a61d8bb793bcd57f10063b894426b987573907a0e85f85825bb1de58fb9566f4a95cd59ca2805f
+  metadata.gz: 6b146bfee049359f9e8296684d1beb785dbf1567cc2d3ac75effcb26bce7a9068b0371904af583ab58e19562a332727731d277c51e117c056d68bba87e9b6bc2
+  data.tar.gz: 63eaedf2f45061b5af697700a3b577298c470cb078e45ae59e7dd41cf552f1607e9c5a553ecede94f1b3e49b96b386f0af6326fcdd0715b6a187a4c1aad954fa

data/README.md

@@ -27,7 +27,8 @@ $ gem isntall rggen-systemverilog
 
 Feedbacks, bug reports, questions and etc. are wellcome! You can post them by using following ways:
 
-* [GitHub Issue Tracker](https://github.com/rggen/rggen-systemverilog/issues)
+* [GitHub Issue Tracker](https://github.com/rggen/rggen/issues)
+* [GitHub Discussions](https://github.com/rggen/rggen/discussions)
 * [Chat Room](https://gitter.im/rggen/rggen)
 * [Mailing List](https://groups.google.com/d/forum/rggen)
 * [Mail](mailto:rggen@googlegroups.com)

data/lib/rggen/systemverilog/ral/bit_field/type/row0trg_row1trg.rb

@@ -0,0 +1,5 @@
+# frozen_string_literal: true
+
+RgGen.define_list_item_feature(:bit_field, :type, [:row0trg, :row1trg]) do
+  sv_ral { access 'RO' }
+end

data/lib/rggen/systemverilog/ral.rb

@@ -4,35 +4,30 @@ require_relative 'common'
 require_relative 'ral/feature'
 require_relative 'ral/register_common'
 
-module RgGen
-  module SystemVerilog
-    module RAL
-      extend Core::Plugin
+RgGen.setup_plugin :'rggen-sv-ral' do |plugin|
+  plugin.version RgGen::SystemVerilog::VERSION
 
-      setup_plugin :'rggen-sv-ral' do |plugin|
-        plugin.version SystemVerilog::VERSION
-
-        plugin.register_component :sv_ral do
-          component Common::Component, Common::ComponentFactory
-          feature Feature, Common::FeatureFactory
-        end
-
-        plugin.files [
-          'ral/bit_field/type',
-          'ral/bit_field/type/rof',
-          'ral/bit_field/type/rotrg_rwtrg_wotrg',
-          'ral/bit_field/type/rowo_rowotrg',
-          'ral/bit_field/type/rwc_rws',
-          'ral/bit_field/type/rwe_rwl',
-          'ral/bit_field/type/w0trg_w1trg',
-          'ral/register/type',
-          'ral/register/type/external',
-          'ral/register/type/indirect',
-          'ral/register_block/sv_ral_model',
-          'ral/register_block/sv_ral_package',
-          'ral/register_file/sv_ral_model'
-        ]
-      end
-    end
+  plugin.register_component :sv_ral do
+    component RgGen::SystemVerilog::Common::Component,
+              RgGen::SystemVerilog::Common::ComponentFactory
+    feature RgGen::SystemVerilog::RAL::Feature,
+            RgGen::SystemVerilog::Common::FeatureFactory
   end
+
+  plugin.files [
+    'ral/register_block/sv_ral_package',
+    'ral/register_block/sv_ral_model',
+    'ral/register_file/sv_ral_model',
+    'ral/register/type',
+    'ral/register/type/external',
+    'ral/register/type/indirect',
+    'ral/bit_field/type',
+    'ral/bit_field/type/rof',
+    'ral/bit_field/type/rotrg_rwtrg_wotrg',
+    'ral/bit_field/type/row0trg_row1trg',
+    'ral/bit_field/type/rowo_rowotrg',
+    'ral/bit_field/type/rwc_rws',
+    'ral/bit_field/type/rwe_rwl',
+    'ral/bit_field/type/w0trg_w1trg'
+  ]
 end

data/lib/rggen/systemverilog/rtl/bit_field/type/row0trg_row1trg.erb

@@ -0,0 +1,10 @@
+rggen_bit_field_w01trg #(
+  .TRIGGER_VALUE  (<%= trigger_value %>),
+  .WIDTH          (<%= width %>)
+) u_bit_field (
+  .i_clk        (<%= clock %>),
+  .i_rst_n      (<%= reset %>),
+  .bit_field_if (<%= bit_field_if %>),
+  .i_value      (<%= reference_or_value_in %>),
+  .o_trigger    (<%= trigger[loop_variables] %>)
+);

data/lib/rggen/systemverilog/rtl/bit_field/type/row0trg_row1trg.rb

@@ -0,0 +1,30 @@
+# frozen_string_literal: true
+
+RgGen.define_list_item_feature(:bit_field, :type, [:row0trg, :row1trg]) do
+  sv_rtl do
+    build do
+      unless bit_field.reference?
+        input :value_in, {
+          name: "i_#{full_name}", width: width,
+          array_size: array_size, array_format: array_port_format
+        }
+      end
+      output :trigger, {
+        name: "o_#{full_name}_trigger", width: width,
+        array_size: array_size, array_format: array_port_format
+      }
+    end
+
+    main_code :bit_field, from_template: true
+
+    private
+
+    def trigger_value
+      bin({ row0trg: 0, row1trg: 1 }[bit_field.type], 1)
+    end
+
+    def reference_or_value_in
+      reference_bit_field || value_in[loop_variables]
+    end
+  end
+end

data/lib/rggen/systemverilog/rtl/bit_field/type/w0trg_w1trg.erb

@@ -5,5 +5,6 @@ rggen_bit_field_w01trg #(
   .i_clk        (<%= clock %>),
   .i_rst_n      (<%= reset %>),
   .bit_field_if (<%= bit_field_if %>),
+  .i_value      ('0),
   .o_trigger    (<%= trigger[loop_variables] %>)
 );

data/lib/rggen/systemverilog/rtl/register_block/protocol.rb

@@ -8,7 +8,8 @@ RgGen.define_list_feature(:register_block, :protocol) do
 
     def available_protocols
       feature_registries
-        .map(&method(:collect_available_protocols)).inject(:&)
+        .map { |registry| registry.enabled_features(:protocol) }
+        .inject(:&)
     end
 
     private

data/lib/rggen/systemverilog/rtl.rb

@@ -8,49 +8,44 @@ require_relative 'rtl/register_type'
 require_relative 'rtl/indirect_index'
 require_relative 'rtl/bit_field_index'
 
-module RgGen
-  module SystemVerilog
-    module RTL
-      extend Core::Plugin
+RgGen.setup_plugin :'rggen-sv-rtl' do |plugin|
+  plugin.version RgGen::SystemVerilog::VERSION
 
-      setup_plugin :'rggen-sv-rtl' do |plugin|
-        plugin.version SystemVerilog::VERSION
-
-        plugin.register_component :sv_rtl do
-          component Common::Component, Common::ComponentFactory
-          feature Feature, Common::FeatureFactory
-        end
-
-        plugin.files [
-          'rtl/bit_field/sv_rtl_top',
-          'rtl/bit_field/type',
-          'rtl/bit_field/type/rc_w0c_w1c_wc_woc',
-          'rtl/bit_field/type/ro_rotrg',
-          'rtl/bit_field/type/rof',
-          'rtl/bit_field/type/rowo_rowotrg',
-          'rtl/bit_field/type/rs_w0s_w1s_ws_wos',
-          'rtl/bit_field/type/rw_rwtrg_w1',
-          'rtl/bit_field/type/rwc',
-          'rtl/bit_field/type/rwe_rwl',
-          'rtl/bit_field/type/rws',
-          'rtl/bit_field/type/w0crs_w0src_w1crs_w1src_wcrs_wsrc',
-          'rtl/bit_field/type/w0t_w1t',
-          'rtl/bit_field/type/w0trg_w1trg',
-          'rtl/bit_field/type/wo_wo1_wotrg',
-          'rtl/bit_field/type/wrc_wrs',
-          'rtl/global/array_port_format',
-          'rtl/register/sv_rtl_top',
-          'rtl/register/type',
-          'rtl/register/type/external',
-          'rtl/register/type/indirect',
-          'rtl/register_block/protocol',
-          'rtl/register_block/protocol/apb',
-          'rtl/register_block/protocol/axi4lite',
-          'rtl/register_block/protocol/wishbone',
-          'rtl/register_block/sv_rtl_top',
-          'rtl/register_file/sv_rtl_top'
-        ]
-      end
-    end
+  plugin.register_component :sv_rtl do
+    component RgGen::SystemVerilog::Common::Component,
+              RgGen::SystemVerilog::Common::ComponentFactory
+    feature RgGen::SystemVerilog::RTL::Feature,
+            RgGen::SystemVerilog::Common::FeatureFactory
   end
+
+  plugin.files [
+    'rtl/global/array_port_format',
+    'rtl/register_block/sv_rtl_top',
+    'rtl/register_block/protocol',
+    'rtl/register_block/protocol/apb',
+    'rtl/register_block/protocol/axi4lite',
+    'rtl/register_block/protocol/wishbone',
+    'rtl/register_file/sv_rtl_top',
+    'rtl/register/sv_rtl_top',
+    'rtl/register/type',
+    'rtl/register/type/external',
+    'rtl/register/type/indirect',
+    'rtl/bit_field/sv_rtl_top',
+    'rtl/bit_field/type',
+    'rtl/bit_field/type/rc_w0c_w1c_wc_woc',
+    'rtl/bit_field/type/ro_rotrg',
+    'rtl/bit_field/type/rof',
+    'rtl/bit_field/type/row0trg_row1trg',
+    'rtl/bit_field/type/rowo_rowotrg',
+    'rtl/bit_field/type/rs_w0s_w1s_ws_wos',
+    'rtl/bit_field/type/rw_rwtrg_w1',
+    'rtl/bit_field/type/rwc',
+    'rtl/bit_field/type/rwe_rwl',
+    'rtl/bit_field/type/rws',
+    'rtl/bit_field/type/w0crs_w0src_w1crs_w1src_wcrs_wsrc',
+    'rtl/bit_field/type/w0t_w1t',
+    'rtl/bit_field/type/w0trg_w1trg',
+    'rtl/bit_field/type/wo_wo1_wotrg',
+    'rtl/bit_field/type/wrc_wrs'
+  ]
 end

data/lib/rggen/systemverilog/version.rb

@@ -2,6 +2,6 @@
 
 module RgGen
   module SystemVerilog
-    VERSION = '0.26.1'
+    VERSION = '0.27.0'
   end
 end

metadata

@@ -1,14 +1,14 @@
 --- !ruby/object:Gem::Specification
 name: rggen-systemverilog
 version: !ruby/object:Gem::Version
-  version: 0.26.1
+  version: 0.27.0
 platform: ruby
 authors:
 - Taichi Ishitani
 autorequire: 
 bindir: bin
 cert_chain: []
-date: 2022-06-07 00:00:00.000000000 Z
+date: 2022-07-05 00:00:00.000000000 Z
 dependencies:
 - !ruby/object:Gem::Dependency
   name: bundler
@@ -57,6 +57,7 @@ files:
 - lib/rggen/systemverilog/ral/bit_field/type.rb
 - lib/rggen/systemverilog/ral/bit_field/type/rof.rb
 - lib/rggen/systemverilog/ral/bit_field/type/rotrg_rwtrg_wotrg.rb
+- lib/rggen/systemverilog/ral/bit_field/type/row0trg_row1trg.rb
 - lib/rggen/systemverilog/ral/bit_field/type/rowo_rowotrg.rb
 - lib/rggen/systemverilog/ral/bit_field/type/rwc_rws.rb
 - lib/rggen/systemverilog/ral/bit_field/type/rwe_rwl.rb
@@ -73,7 +74,6 @@ files:
 - lib/rggen/systemverilog/ral/register_common.rb
 - lib/rggen/systemverilog/ral/register_file/sv_ral_model.erb
 - lib/rggen/systemverilog/ral/register_file/sv_ral_model.rb
-- lib/rggen/systemverilog/ral/setup.rb
 - lib/rggen/systemverilog/rtl.rb
 - lib/rggen/systemverilog/rtl/bit_field/sv_rtl_top.rb
 - lib/rggen/systemverilog/rtl/bit_field/type.rb
@@ -83,6 +83,8 @@ files:
 - lib/rggen/systemverilog/rtl/bit_field/type/ro_rotrg.rb
 - lib/rggen/systemverilog/rtl/bit_field/type/rof.erb
 - lib/rggen/systemverilog/rtl/bit_field/type/rof.rb
+- lib/rggen/systemverilog/rtl/bit_field/type/row0trg_row1trg.erb
+- lib/rggen/systemverilog/rtl/bit_field/type/row0trg_row1trg.rb
 - lib/rggen/systemverilog/rtl/bit_field/type/rowo_rowotrg.erb
 - lib/rggen/systemverilog/rtl/bit_field/type/rowo_rowotrg.rb
 - lib/rggen/systemverilog/rtl/bit_field/type/rs_w0s_w1s_ws_wos.erb
@@ -129,13 +131,12 @@ files:
 - lib/rggen/systemverilog/rtl/register_file/sv_rtl_top.rb
 - lib/rggen/systemverilog/rtl/register_index.rb
 - lib/rggen/systemverilog/rtl/register_type.rb
-- lib/rggen/systemverilog/rtl/setup.rb
 - lib/rggen/systemverilog/version.rb
 homepage: https://github.com/rggen/rggen-systemverilog
 licenses:
 - MIT
 metadata:
-  bug_tracker_uri: https://github.com/rggen/rggen-systemverilog/issues
+  bug_tracker_uri: https://github.com/rggen/rggen/issues
   mailing_list_uri: https://groups.google.com/d/forum/rggen
   rubygems_mfa_required: 'true'
   source_code_uri: https://github.com/rggen/rggen-systemverilog
@@ -158,5 +159,5 @@ requirements: []
 rubygems_version: 3.3.3
 signing_key: 
 specification_version: 4
-summary: rggen-systemverilog-0.26.1
+summary: rggen-systemverilog-0.27.0
 test_files: []

data/lib/rggen/systemverilog/ral/setup.rb

@@ -1,8 +0,0 @@
-# frozen_string_literal: true
-
-require 'rggen/systemverilog/ral'
-
-RgGen.register_plugin RgGen::SystemVerilog::RAL do |builder|
-  builder.enable :register_block, [:sv_ral_model, :sv_ral_package]
-  builder.enable :register_file, [:sv_ral_model]
-end

data/lib/rggen/systemverilog/rtl/setup.rb

@@ -1,12 +0,0 @@
-# frozen_string_literal: true
-
-require 'rggen/systemverilog/rtl'
-
-RgGen.register_plugin RgGen::SystemVerilog::RTL do |builder|
-  builder.enable :global, [:array_port_format]
-  builder.enable :register_block, [:sv_rtl_top, :protocol]
-  builder.enable :register_block, :protocol, [:apb, :axi4lite, :wishbone]
-  builder.enable :register_file, [:sv_rtl_top]
-  builder.enable :register, [:sv_rtl_top]
-  builder.enable :bit_field, [:sv_rtl_top]
-end