rggen-systemverilog 0.9.0 → 0.10.0

Sign up to get free protection for your applications and to get access to all the features.
Files changed (6) hide show
  1. checksums.yaml +4 -4
  2. data/README.md +5 -1
  3. data/lib/rggen/systemverilog/utility/data_object.rb +4 -4
  4. data/lib/rggen/systemverilog/utility/identifier.rb +5 -5
  5. data/lib/rggen/systemverilog/version.rb +1 -1
  6. metadata +5 -4
checksums.yaml CHANGED
@@ -1,7 +1,7 @@
1
1
  ---
2
2
  SHA256:
3
- metadata.gz: a6878079652346d464c360c256e886f9225c102dd31bc8ae3ffdcc943ced8c99
4
- data.tar.gz: 0f7f5723562004a98e2ebba3c96f51b5ca0387d46e82282f5da38d96acbf8fb2
3
+ metadata.gz: 7b9151400ac8b5e912e6542f249878a597c38f1ff740d47a318afc20872c5ce7
4
+ data.tar.gz: '09b3d758f2b661f6677bdf45b88505b6bd3a3b6f5c6e1a96a14cffadcf8431a3'
5
5
  SHA512:
6
- metadata.gz: 670df6b890abef983d23d1a6c31861193fdeb1c3eb2a00bdc82990a23d01b043e4bd698878dbe7ef1206239414ff45c952fedd64f68ce08aaf110ea19157f759
7
- data.tar.gz: 03e2e64799595dedea6725d38ad886aa377edac14839bed6f474ffdc6d886d5ef58bb08c489b117942eea123180ac6dbc24d713593737b16ed018a953c52d144
6
+ metadata.gz: aba68f32b100a9d1aecd998fe66ab7fc89a840700ec2b6b4c31f97e45a48b87f71c4828380b339f1cc8276655cf7d2e49c5a2e5e50101ebf8db7fc33a8249f5a
7
+ data.tar.gz: 1005421893fd648c4e8bf9c10cf4865194e5327fd1b54b27dbe9ea6a2138f7a7777f6ef030d43dbadc788301fea4d7bbf8c331b4bf3b3c35c4e39cb3c72ba3ad
data/README.md CHANGED
@@ -1,7 +1,9 @@
1
+ [![Gem Version](https://badge.fury.io/rb/rggen-systemverilog.svg)](https://badge.fury.io/rb/rggen-systemverilog)
1
2
  [![Build Status](https://travis-ci.org/rggen/rggen-systemverilog.svg?branch=master)](https://travis-ci.org/rggen/rggen-systemverilog)
2
3
  [![Maintainability](https://api.codeclimate.com/v1/badges/88086c5be538a1564a35/maintainability)](https://codeclimate.com/github/rggen/rggen-systemverilog/maintainability)
3
4
  [![codecov](https://codecov.io/gh/rggen/rggen-systemverilog/branch/master/graph/badge.svg)](https://codecov.io/gh/rggen/rggen-systemverilog)
4
5
  [![Quality Gate Status](https://sonarcloud.io/api/project_badges/measure?project=rggen_rggen-systemverilog&metric=alert_status)](https://sonarcloud.io/dashboard?id=rggen_rggen-systemverilog)
6
+ [![Gitter](https://badges.gitter.im/rggen/rggen.svg)](https://gitter.im/rggen/rggen?utm_source=badge&utm_medium=badge&utm_campaign=pr-badge)
5
7
 
6
8
  # RgGen::SystemVerilog
7
9
 
@@ -32,7 +34,9 @@ $ gem isntall rggen-systemverilog
32
34
  Feedbacks, bug reports, questions and etc. are wellcome! You can post them by using following ways:
33
35
 
34
36
  * [GitHub Issue Tracker](https://github.com/rggen/rggen-systemverilog/issues)
35
- * [Mail](mailto:taichi730@gmail.com)
37
+ * [Chat Room](https://gitter.im/rggen/rggen)
38
+ * [Mailing List](https://groups.google.com/d/forum/rggen)
39
+ * [Mail](mailto:rggen@googlegroups.com)
36
40
 
37
41
  ## Copyright & License
38
42
 
data/lib/rggen/systemverilog/utility/data_object.rb CHANGED
@@ -67,7 +67,7 @@ module RgGen
67
67
  end
68
68
 
69
69
  def packed_dimensions
70
- (vectorized_array? ? vectorized_array_size : packed_array_size)
70
+ (serialized? ? serialized_array_size : packed_array_size)
71
71
  .map { |size| "[#{msb(size)}:0]" }
72
72
  .join
73
73
  end
@@ -81,11 +81,11 @@ module RgGen
81
81
  !array_size.empty?
82
82
  end
83
83
 
84
- def vectorized_array?
85
- array? && array_format == :vectorized
84
+ def serialized?
85
+ array? && array_format == :serialized
86
86
  end
87
87
 
88
- def vectorized_array_size
88
+ def serialized_array_size
89
89
  size = [(width || 1), *array_size]
90
90
  if size.all? { |s| s.is_a?(Integer) }
91
91
  [size.inject(&:*)]
data/lib/rggen/systemverilog/utility/identifier.rb CHANGED
@@ -62,8 +62,8 @@ module RgGen
62
62
  end
63
63
 
64
64
  def __array_select__(array_index)
65
- if @array_format == :vectorized
66
- "[#{__vecotr_lsb__(array_index)}+:#{@width}]"
65
+ if @array_format == :serialized
66
+ "[#{__serialized_lsb__(array_index)}+:#{@width}]"
67
67
  else
68
68
  array_index
69
69
  .map { |index| "[#{index}]" }
@@ -71,11 +71,11 @@ module RgGen
71
71
  end
72
72
  end
73
73
 
74
- def __vecotr_lsb__(array_index)
75
- __reduce_array__([@width, __vecotr_index__(array_index)], :*, 1)
74
+ def __serialized_lsb__(array_index)
75
+ __reduce_array__([@width, __serialized_index__(array_index)], :*, 1)
76
76
  end
77
77
 
78
- def __vecotr_index__(array_index)
78
+ def __serialized_index__(array_index)
79
79
  index_values =
80
80
  array_index
81
81
  .reverse
data/lib/rggen/systemverilog/version.rb CHANGED
@@ -2,6 +2,6 @@
2
2
 
3
3
  module RgGen
4
4
  module SystemVerilog
5
- VERSION = '0.9.0'
5
+ VERSION = '0.10.0'
6
6
  end
7
7
  end
metadata CHANGED
@@ -1,14 +1,14 @@
1
1
  --- !ruby/object:Gem::Specification
2
2
  name: rggen-systemverilog
3
3
  version: !ruby/object:Gem::Version
4
- version: 0.9.0
4
+ version: 0.10.0
5
5
  platform: ruby
6
6
  authors:
7
7
  - Taichi Ishitani
8
8
  autorequire:
9
9
  bindir: bin
10
10
  cert_chain: []
11
- date: 2019-07-26 00:00:00.000000000 Z
11
+ date: 2019-07-31 00:00:00.000000000 Z
12
12
  dependencies:
13
13
  - !ruby/object:Gem::Dependency
14
14
  name: docile
@@ -56,7 +56,7 @@ description: 'Structure of SystemVerilog RTL and UVM RAL model writers for Rggen
56
56
 
57
57
  '
58
58
  email:
59
- - taichi730@gmail.com
59
+ - rggen@googlegroups.com
60
60
  executables: []
61
61
  extensions: []
62
62
  extra_rdoc_files: []
@@ -88,6 +88,7 @@ licenses:
88
88
  - MIT
89
89
  metadata:
90
90
  bug_tracker_uri: https://github.com/rggen/rggen-systemverilog/issues
91
+ mailing_list_uri: https://groups.google.com/d/forum/rggen
91
92
  source_code_uri: https://github.com/rggen/rggen-systemverilog
92
93
  wiki_uri: https://github.com/rggen/rggen/wiki
93
94
  post_install_message:
@@ -108,5 +109,5 @@ requirements: []
108
109
  rubygems_version: 3.0.3
109
110
  signing_key:
110
111
  specification_version: 4
111
- summary: rggen-systemverilog-0.9.0
112
+ summary: rggen-systemverilog-0.10.0
112
113
  test_files: []