circuits 0.11.3 → 0.12.0

checksums.yaml

@@ -1,15 +1,15 @@
 ---
 !binary "U0hBMQ==":
   metadata.gz: !binary |-
-    YTUwYzEzOTc5ZGVmNzIyZTg2ZjNjZmEwN2RjMTNjMzk1ZWIxOTRiOQ==
+    M2E5MjU0MjI1NDc5ZTMxOTkxMDY1YzEyZmYzNzE4OGI0NjZlZTE5ZA==
   data.tar.gz: !binary |-
-    YmM1YTFiM2U2OTRhY2MzNTMwM2RjMTM3NWVjYmVmOWQ4NWMyN2ZmMg==
+    Y2QxMWJiM2Y5M2M4ZDcyYmI3OWIxNjdjNGNkYmM0ZjMxNjgxMTdlZQ==
 SHA512:
   metadata.gz: !binary |-
-    NTJiMzMzODdhMDZkNzAxZDU0ZmIzN2I1ZjI2OTA0ODQwZmE1YWU0ZDY3Zjc2
-    MTE5MjI5NGMzYTFmZmVjZjRlNWJiNzBlZmNiOTVhNzNhNWE1MmVjODcyOTcz
-    ZTc5NmZjZmJlYWRiMGJmMDQzNTBkODI5ZjZkMjVhMjIyY2EwYmU=
+    OTM2YmZiNmI2NWYyNGJhNmQ2MzMzOGM4OTRiYTFlMjhhZmJlM2I3MzQwZjMw
+    OTdiZmFlOTIyMjBiYWM1OTQ3NTU1YTdmNGExOTcyZGZiZDhjMTQ5MGNmYzA1
+    MmE1ZTcwZWY5ZTc1NTVjYmVhMzg5NzA1YjkyOTc3OTNmOTA5MjY=
   data.tar.gz: !binary |-
-    OGUyYTFjZTUwMjNkNTNhZjAyMzI3MzI4OTAzMmRmM2NiNmQ2ZThmODMzMTE4
-    YWQ3Y2U3NTk3MDc0N2EyOGNmZTE4YmU4MWZiNmJjYmEzMDgwYmFkMjM3ODhh
-    NDc0MDRmZDYyZTBkYjI4MDFmZWI0OWEyZTJiNGRmOGJiNzI4ZGI=
+    N2M4YmYwYjhiNmY4ZWM5YzgzYTc5ZTM0NDRkNGYwNDY5YTcwOTU5MjA5MzA0
+    NmJhNDIxZmM4MTJmMTFlNzIxNjk5ZjI3ODQ5ZTZlMzUyNDE5NGZkNmIyYjE0
+    YjljMmFkNjcyYjJiNzU2NzExYjJhYWJlNGI1MzgzZTQ1NWRjMTU=

data/lib/circuits/component/full_adder.rb

@@ -43,8 +43,8 @@ module Circuits
       end
 
       def link_or_gate(sub_components)
-        sub_components[:or_gate].a.set sub_components[:half_adder_carry].c
-        sub_components[:or_gate].b.set sub_components[:half_adder_in].c
+        sub_components[:or_gate].a.set sub_components[:half_adder_carry].c_out
+        sub_components[:or_gate].b.set sub_components[:half_adder_in].c_out
       end
 
       def link_outputs(sub_components)

data/lib/circuits/component/half_adder.rb

@@ -10,7 +10,7 @@ module Circuits
         and_gate = And.new
         xor_gate = Xor.new
         super(inputs: 2,
-              outputs: [:s, :c],
+              outputs: [:s, :c_out],
               sub_components: [and_gate, xor_gate],
               ticks: 1)
         link_internals and_gate, xor_gate
@@ -28,7 +28,7 @@ module Circuits
 
       def link_outputs(and_gate, xor_gate)
         s.set xor_gate.out
-        c.set and_gate.out
+        c_out.set and_gate.out
       end
     end
   end

data/lib/circuits/version.rb

@@ -1,5 +1,5 @@
 # Circuits allows you to express logical circuits in code
 module Circuits
   # The version of the Circuits gem
-  VERSION = '0.11.3'
+  VERSION = '0.12.0'
 end

data/spec/unit/circuits/component/half_adder_spec.rb

@@ -12,7 +12,7 @@ describe Circuits::Component::HalfAdder do
         subject.tick
         subject.tock
         expect(subject.s.get).to eq false
-        expect(subject.c.get).to eq false
+        expect(subject.c_out.get).to eq false
       end
     end
 
@@ -23,7 +23,7 @@ describe Circuits::Component::HalfAdder do
         subject.tick
         subject.tock
         expect(subject.s.get).to eq true
-        expect(subject.c.get).to eq false
+        expect(subject.c_out.get).to eq false
       end
     end
 
@@ -34,7 +34,7 @@ describe Circuits::Component::HalfAdder do
         subject.tick
         subject.tock
         expect(subject.s.get).to eq true
-        expect(subject.c.get).to eq false
+        expect(subject.c_out.get).to eq false
       end
     end
 
@@ -45,7 +45,7 @@ describe Circuits::Component::HalfAdder do
         subject.tick
         subject.tock
         expect(subject.s.get).to eq false
-        expect(subject.c.get).to eq true
+        expect(subject.c_out.get).to eq true
       end
     end
   end

metadata

@@ -1,7 +1,7 @@
 --- !ruby/object:Gem::Specification
 name: circuits
 version: !ruby/object:Gem::Version
-  version: 0.11.3
+  version: 0.12.0
 platform: ruby
 authors:
 - Henry Muru Paenga