axi_tdl 0.0.7 → 0.0.8

checksums.yaml

@@ -1,7 +1,7 @@
 ---
 SHA256:
-  metadata.gz: d0ae825b35bd8f0680262cd912deaab26389908ef2ec6714b41ec78cac3396c2
-  data.tar.gz: dac56ef59fba0409fd2be3d416b27ada73f2883148d753cd2c8b77506bc569dc
+  metadata.gz: 00bfed5eb26a33d38a48a0e32bd56d6dc164e626c24522b8c1a5a93c7c16740a
+  data.tar.gz: 14da5ba3c724ec1e1e125db77fc7bf658819673246fe2095d0aa593bb795a9b6
 SHA512:
-  metadata.gz: a1418ec55197a4cff6fdbaadfd30b942c7b3ed349c69a0b79d9b8a0ee48c6c6261b8d5b729356e3f41c8a96f10dbd460aead590e3c3a15c06d5de761a905c585
-  data.tar.gz: 8914485b24d7f2233c3c12d47e5cc853642afe31996acb36fcff9035c447a5ec5376d9adbea26c9846207bca02ea0e0bd6e7fab89e1a088007bf7eec13365255
+  metadata.gz: 5a60c937d6c3fc10ff43f7611708f4dd5a249b2d20a794ac8d339970d7bf23a3c3474e738d4977679e6e8720ccf879583f7897d1757b0e4ef02e0fa30c98c87f
+  data.tar.gz: 2a8647634e5eb6dd4ed2cc34d1918a855c91fe03049ba610329391f8918ac5299060fa15560dd6f550537834959b84bf2c35e743c1938bd4bc0eb6bfa2e3c50c

data/Gemfile.lock

@@ -1,7 +1,7 @@
 PATH
   remote: .
   specs:
-    axi_tdl (0.0.7)
+    axi_tdl (0.0.8)
 
 GEM
   remote: https://rubygems.org/

data/README.md

@@ -1,5 +1,10 @@
 # Axi
-  It is a wonderful library of axi4, but it is not full axi4, It is designed by systemverilog. I compact axi4 and add something to it. 
+  It is a wonderful library of axi4, but it is not full axi4, It is designed by systemverilog. I compact axi4 and add something to it.
+  axi hdl path
+```ruby
+require 'axi_tdl'
+AxiTdl::AXI_PATH
+```
 # Other
   It contain a simple interface that only define three signals, `valid`, `ready`, and `data`. I think it is useful for design. 
 

data/lib/axi/AXI_stream/axis_head_cut_verc.rb

@@ -7,7 +7,7 @@ TdlBuild.axis_head_cut_verc(__dir__) do
     port.axis.slaver        - 'origin_inf'
     port.axis.master        - 'out_inf'
 
-    localparam.DX   (origin_inf.DSIZE / param.BYTE_BITS)
+    parameter.DX   (origin_inf.DSIZE / param.BYTE_BITS)
 
     Initial do 
         assert(param.DX < 17, "param.DX<%0d> !< 17",param.DX)

data/lib/axi/AXI_stream/axis_rom_contect_sim.rb

@@ -1,6 +1,7 @@
 
 require_hdl 'axis_uncompress_A1.sv'
 require_sdl 'common_ram_sim_wrapper.rb'
+require_hdl 'axi_stream_planer.sv'
 
 TdlBuild.axis_rom_contect_sim(__dir__) do 
     # vcs_string(256).INIT_FILE   'template.coe'

data/lib/axi_tdl/version.rb

@@ -1,3 +1,3 @@
 module AxiTdl
-  VERSION = "0.0.7"
+  VERSION = "0.0.8"
 end

data/lib/tdl/examples/11_test_unit/tb_exp_test_unit.sv

@@ -9,6 +9,7 @@ created: xxxx.xx.xx
 madified:
 ***********************************************/
 `timescale 1ns/1ps
+`timescale 1ns/1ps
 
 module tb_exp_test_unit();
 //==========================================================================

data/lib/tdl/examples/8_top_module/tb_test_top.sv

@@ -9,7 +9,6 @@ created: xxxx.xx.xx
 madified:
 ***********************************************/
 `timescale 1ns/1ps
-`timescale 1ns/1ps
 
 module tb_test_top();
 //==========================================================================

data/lib/tdl/exlib/test_point.rb

@@ -113,12 +113,18 @@ module TdlSpace
         def root_ref(&block)
             ClassHDL::AssignDefOpertor.with_rollback_opertors(:old) do 
                 rels = path_refs(&block)
+                if block_given?
+                    sst = "block given"
+                else
+                    sst = "no block"
+                end
+
                 if rels.size == 1
                     rels[0]
                 elsif rels.size == 0
-                    raise TdlError.new "#{self} Cant find root ref"
+                    raise TdlError.new "#{self} Cant find root ref {#{sst}}"
                 else
-                    raise TdlError.new "#{self} Find multi root refs \n#{rels.join("\n")}\n"
+                    raise TdlError.new "#{self} Find multi root refs {#{sst}} \n#{rels.join("\n")}\n"
                 end
             end
         end

data/lib/tdl/sdlmodule/sdlmodule_draw.rb

@@ -1,5 +1,17 @@
 ## read sdlmodule head
-$__sdlmodule_head_logo__ = File.open(File.join(__dir__,"sdlmodule_head_logo.txt")).read
+class Tdl 
+    @@__head_logo__ = nil 
+    def self.head_logo 
+        @@__head_logo__
+    end
+
+    def self.head_logo=(a) 
+        @@__head_logo__ = a
+    end
+end
+
+$__sdlmodule_head_logo__ = Tdl.head_logo || File.open(File.join(__dir__,"sdlmodule_head_logo.txt")).read
+
 class SdlModule
     attr_accessor :origin_sv
 

data/lib/tdl/tdl.rb

@@ -123,7 +123,7 @@ require_relative "./exlib/dve_tcl.rb"
 
 ## === INIT BLOCK Methods =====
 $argvs_hash = {}
-$argvs_hash = Parser.parse(ARGV) unless $_child_argv_
+$argvs_hash = Parser.parse($TdlARGV || ARGV) unless $_child_argv_
 TopModule.sim = $argvs_hash[:sim]
 
 class Tdl

data/lib/tdl/tdlerror/tdlerror.rb

@@ -1,5 +1,6 @@
 class TdlError < ScriptError
     def initialize(arge)
+        Tdl.PutsEnable = false
         head_str0 = String.new("\n+_____________________________________________+\n")
         head_str1 = "\n|----------------TDL ERROR--------------------|\n"
         end_str0  = "\n+================TDL ERROR====================+\n"

metadata

@@ -1,14 +1,14 @@
 --- !ruby/object:Gem::Specification
 name: axi_tdl
 version: !ruby/object:Gem::Version
-  version: 0.0.7
+  version: 0.0.8
 platform: ruby
 authors:
 - Cook.Darwin
 autorequire: 
 bindir: exe
 cert_chain: []
-date: 2021-02-21 00:00:00.000000000 Z
+date: 2021-02-23 00:00:00.000000000 Z
 dependencies:
 - !ruby/object:Gem::Dependency
   name: bundler