HDLRuby 2.0.8 → 2.0.9

Sign up to get free protection for your applications and to get access to all the features.
checksums.yaml CHANGED
@@ -1,7 +1,7 @@
1
1
  ---
2
2
  SHA1:
3
- metadata.gz: d3e2d9df7a73eabc878410b30b389fa5f86a5b58
4
- data.tar.gz: f7f906f373f6637677ac20e27bfd3a232d1d4adf
3
+ metadata.gz: c831088cf1832ee23b1c6df7132e4845fbba02ad
4
+ data.tar.gz: ed0625c1a11fd05da6d7823b6a2ac6d0c09649b0
5
5
  SHA512:
6
- metadata.gz: 2112cd6cc194df48c41b6bae67d42a55c480146031a219c87131811c84425ffcb390fa06538e77059d3cb00c33a43df8cf42334c122168247db9308ed20b5c2a
7
- data.tar.gz: 6b25bbab18c912a2fca34086768552f2c62911de037432bd04151e5ff318f24b456cf744da58e7b0d35ba9b18ed6483acd7d7040b13a58173f71c4090c9ce968
6
+ metadata.gz: d5597284df1f7e4947ff1c60baaddd6b7d95764c2f5084db0a36a606c0536ada46af0148c747491578adbc53138f17f8f6b42b523bc60e3a5ba7ead914c138cb
7
+ data.tar.gz: 812a6fe3e72c8218d00ef7b790e335dea4cc1e1fed7aa655b0cd251fe4c8ace846fbfa70b27436a52b11f258290e1655e88ab5157f0ecfac90104dbe5313b6fa
data/HDLRuby.gemspec CHANGED
@@ -10,7 +10,7 @@ Gem::Specification.new do |spec|
10
10
  spec.email = ["lovic@ariake-nct.ac.jp"]
11
11
 
12
12
  spec.summary = %q{Hardware Ruby is a library for describing and simulating digital electronic systems.}
13
- spec.description = %q{Hardware Ruby is a library for describing and simulating digital electronic systems. With this library it will possible to describe hardware using all the features of the Ruby language, e.g., object orientation, duck tping, closure. This library is also usable through irb for interactive design and simulation.}
13
+ spec.description = %q{Hardware Ruby is a library for describing and simulating digital electronic systems. With this library it will possible to describe synthesizable hardware using all the features of the Ruby language, e.g., object orientation, duck typing, closure. This library is also usable through irb for interactive design and simulation.}
14
14
  spec.homepage = "https://github.com/civol"
15
15
  spec.license = "MIT"
16
16
 
@@ -30,6 +30,7 @@ Gem::Specification.new do |spec|
30
30
  spec.executables = spec.files.grep(%r{^exe/}) { |f| File.basename(f) }
31
31
  spec.require_paths = ["lib"]
32
32
 
33
+ spec.required_ruby_version = '>= 2.0'
33
34
  spec.add_development_dependency "bundler", "~> 2.0.1"
34
35
  spec.add_development_dependency "rake", "~> 10.0"
35
36
  # spec.add_development_dependency "minitest", "~> 5.0"
data/README.md CHANGED
@@ -13,13 +13,13 @@ __Warning__:
13
13
 
14
14
  ## Using the HDLRuby compiler
15
15
 
16
- 'hdrcc.rb' is the HDLRuby compiler. It takes as input a HDLRuby file, checks it, and can produce as output a Verilog HDL or a YAML low-level descriptions of a HW components but also simulate the input description.
16
+ 'hdrcc' is the HDLRuby compiler. It takes as input a HDLRuby file, checks it, and can produce as output a Verilog HDL or a YAML low-level descriptions of a HW components but also simulate the input description.
17
17
 
18
18
 
19
19
  __Usage__:
20
20
 
21
21
  ```
22
- hdrcc.rb [options] <input file> <output directory>
22
+ hdrcc [options] <input file> <output directory>
23
23
  ```
24
24
 
25
25
  Where:
@@ -52,32 +52,32 @@ __Examples__:
52
52
  * Compile system named `adder` from `adder.rb` input file and generate a low-level YAML description into directory `adder`:
53
53
 
54
54
  ```
55
- hdrcc.rb --yaml --top adder adder.rb adder
55
+ hdrcc --yaml --top adder adder.rb adder
56
56
  ```
57
57
 
58
58
  * Compile `adder.rb` input file and generate a low-level Verilog HDL description into directory `adder`:
59
59
 
60
60
  ```
61
- hdrcc.rb -v adder.rb adder
61
+ hdrcc -v adder.rb adder
62
62
  ```
63
63
 
64
64
  * Compile system `adder` whose bit width is generic from `adder_gen.rb` input file to a 16-bit circuit low-level VHDL description into directory `adder`:
65
65
 
66
66
  ```
67
- hdrcc.rb -V -t adder --param 16 adder_gen.rb adder
67
+ hdrcc -V -t adder --param 16 adder_gen.rb adder
68
68
  ```
69
69
 
70
70
  * Compile system `multer` with inputs and output bit width is generic from `multer_gen.rb` input file to a 16x16->32 bit cicruit whose low-level YAML description into directory `multer`:
71
71
 
72
72
  ```
73
- hdrcc.rb -y -t multer -p 16,16,32 multer_gen.rb multer
73
+ hdrcc -y -t multer -p 16,16,32 multer_gen.rb multer
74
74
  ```
75
75
 
76
76
  * Simulate the circuit described in file `counter_bench.rb` using directory `counter` for
77
77
  storing the simulator's files:
78
78
 
79
79
  ```
80
- hdrcc.rb -S counter_bench.rb counter
80
+ hdrcc -S counter_bench.rb counter
81
81
  ```
82
82
 
83
83
 
@@ -1,3 +1,3 @@
1
1
  module HDLRuby
2
- VERSION = "2.0.8"
2
+ VERSION = "2.0.9"
3
3
  end
metadata CHANGED
@@ -1,7 +1,7 @@
1
1
  --- !ruby/object:Gem::Specification
2
2
  name: HDLRuby
3
3
  version: !ruby/object:Gem::Version
4
- version: 2.0.8
4
+ version: 2.0.9
5
5
  platform: ruby
6
6
  authors:
7
7
  - Lovic Gauthier
@@ -39,9 +39,9 @@ dependencies:
39
39
  - !ruby/object:Gem::Version
40
40
  version: '10.0'
41
41
  description: Hardware Ruby is a library for describing and simulating digital electronic
42
- systems. With this library it will possible to describe hardware using all the features
43
- of the Ruby language, e.g., object orientation, duck tping, closure. This library
44
- is also usable through irb for interactive design and simulation.
42
+ systems. With this library it will possible to describe synthesizable hardware using
43
+ all the features of the Ruby language, e.g., object orientation, duck typing, closure.
44
+ This library is also usable through irb for interactive design and simulation.
45
45
  email:
46
46
  - lovic@ariake-nct.ac.jp
47
47
  executables:
@@ -283,7 +283,7 @@ required_ruby_version: !ruby/object:Gem::Requirement
283
283
  requirements:
284
284
  - - ">="
285
285
  - !ruby/object:Gem::Version
286
- version: '0'
286
+ version: '2.0'
287
287
  required_rubygems_version: !ruby/object:Gem::Requirement
288
288
  requirements:
289
289
  - - ">="